1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=thumbv7m-arm-none-eabi | FileCheck %s
define internal i32 @table_switch(i32 %x) {
; CHECK-LABEL: table_switch:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: bti
; CHECK-NEXT: subs r1, r0, #1
; CHECK-NEXT: cmp r1, #3
; CHECK-NEXT: bhi .LBB0_4
; CHECK-NEXT: @ %bb.1: @ %entry
; CHECK-NEXT: movs r0, #1
; CHECK-NEXT: .LCPI0_0:
; CHECK-NEXT: tbb [pc, r1]
; CHECK-NEXT: @ %bb.2:
; CHECK-NEXT: .LJTI0_0:
; CHECK-NEXT: .byte (.LBB0_5-(.LCPI0_0+4))/2
; CHECK-NEXT: .byte (.LBB0_3-(.LCPI0_0+4))/2
; CHECK-NEXT: .byte (.LBB0_6-(.LCPI0_0+4))/2
; CHECK-NEXT: .byte (.LBB0_7-(.LCPI0_0+4))/2
; CHECK-NEXT: .p2align 1
; CHECK-NEXT: .LBB0_3: @ %bb2
; CHECK-NEXT: bti
; CHECK-NEXT: movs r0, #2
; CHECK-NEXT: bx lr
; CHECK-NEXT: .LBB0_4: @ %sw.epilog
; CHECK-NEXT: movs r0, #0
; CHECK-NEXT: .LBB0_5: @ %return
; CHECK-NEXT: bti
; CHECK-NEXT: bx lr
; CHECK-NEXT: .LBB0_6: @ %bb3
; CHECK-NEXT: bti
; CHECK-NEXT: movs r0, #3
; CHECK-NEXT: bx lr
; CHECK-NEXT: .LBB0_7: @ %bb4
; CHECK-NEXT: bti
; CHECK-NEXT: movs r0, #4
; CHECK-NEXT: bx lr
entry:
switch i32 %x, label %sw.epilog [
i32 1, label %bb1
i32 2, label %bb2
i32 3, label %bb3
i32 4, label %bb4
]
bb1:
br label %return
bb2:
br label %return
bb3:
br label %return
bb4:
br label %return
sw.epilog:
br label %return
return:
%ret = phi i32 [ 0, %sw.epilog ], [ 1, %bb1 ], [ 2, %bb2 ], [ 3, %bb3 ], [ 4, %bb4 ]
ret i32 %ret
}
@computed_goto_cases = private unnamed_addr constant [2 x i8*] [i8* blockaddress(@computed_goto, %return), i8* blockaddress(@computed_goto, %case_1)], align 4
define internal i32 @computed_goto(i32 %x) {
; CHECK-LABEL: computed_goto:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: bti
; CHECK-NEXT: movw r1, :lower16:.Lcomputed_goto_cases
; CHECK-NEXT: movt r1, :upper16:.Lcomputed_goto_cases
; CHECK-NEXT: ldr.w r0, [r1, r0, lsl #2]
; CHECK-NEXT: mov pc, r0
; CHECK-NEXT: .Ltmp3: @ Block address taken
; CHECK-NEXT: .LBB1_1: @ %return
; CHECK-NEXT: bti
; CHECK-NEXT: movs r0, #2
; CHECK-NEXT: bx lr
; CHECK-NEXT: .Ltmp4: @ Block address taken
; CHECK-NEXT: .LBB1_2: @ %case_1
; CHECK-NEXT: bti
; CHECK-NEXT: movs r0, #1
; CHECK-NEXT: bx lr
entry:
%arrayidx = getelementptr inbounds [2 x i8*], [2 x i8*]* @computed_goto_cases, i32 0, i32 %x
%0 = load i8*, i8** %arrayidx, align 4
indirectbr i8* %0, [label %return, label %case_1]
case_1:
br label %return
return:
%ret = phi i32 [ 1, %case_1 ], [ 2, %entry ]
ret i32 %ret
}
declare void @may_throw()
declare void @consume_exception(i8*)
declare i32 @__gxx_personality_v0(...)
define internal i32 @exception_handling(i32 %0) personality i8* bitcast (i32 (...)* @__gxx_personality_v0 to i8*) {
; CHECK-LABEL: exception_handling:
; CHECK: @ %bb.0:
; CHECK-NEXT: bti
; CHECK-NEXT: .save {r7, lr}
; CHECK-NEXT: push {r7, lr}
; CHECK-NEXT: .Ltmp0:
; CHECK-NEXT: bl may_throw
; CHECK-NEXT: .Ltmp1:
; CHECK-NEXT: @ %bb.1:
; CHECK-NEXT: movs r0, #0
; CHECK-NEXT: pop {r7, pc}
; CHECK-NEXT: .LBB2_2:
; CHECK-NEXT: .Ltmp2:
; CHECK-NEXT: bti
; CHECK-NEXT: bl consume_exception
; CHECK-NEXT: movs r0, #1
; CHECK-NEXT: pop {r7, pc}
entry:
invoke void @may_throw()
to label %return unwind label %lpad
lpad:
%1 = landingpad { i8*, i32 }
catch i8* null
%2 = extractvalue { i8*, i32 } %1, 0
call void @consume_exception(i8* %2)
br label %return
return:
%retval.0 = phi i32 [ 1, %lpad ], [ 0, %entry ]
ret i32 %retval.0
}
!llvm.module.flags = !{!1}
!1 = !{i32 1, !"branch-target-enforcement", i32 1}
|
