1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=thumbv8.1m.main-none-none-eabi -mattr=+mve.fp -verify-machineinstrs %s -o - | FileCheck %s
define void @vldst4(half* nocapture readonly %pIn, half* nocapture %pOut, i32 %numRows, i32 %numCols, i32 %scale.coerce) #0 {
; CHECK-LABEL: vldst4:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: .save {r7, lr}
; CHECK-NEXT: push {r7, lr}
; CHECK-NEXT: .vsave {d8, d9, d10, d11, d12, d13}
; CHECK-NEXT: vpush {d8, d9, d10, d11, d12, d13}
; CHECK-NEXT: mul r12, r3, r2
; CHECK-NEXT: lsrs.w r2, r12, #2
; CHECK-NEXT: beq.w .LBB0_3
; CHECK-NEXT: @ %bb.1: @ %vector.ph
; CHECK-NEXT: mvn r3, #7
; CHECK-NEXT: ldr r2, [sp, #56]
; CHECK-NEXT: and.w r3, r3, r12, lsr #2
; CHECK-NEXT: sub.w r12, r3, #8
; CHECK-NEXT: movs r3, #1
; CHECK-NEXT: add.w lr, r3, r12, lsr #3
; CHECK-NEXT: .LBB0_2: @ %vector.body
; CHECK-NEXT: @ =>This Inner Loop Header: Depth=1
; CHECK-NEXT: vldrh.u16 q1, [r0, #32]
; CHECK-NEXT: vldrh.u16 q4, [r0, #48]
; CHECK-NEXT: vldrh.u16 q3, [r0], #64
; CHECK-NEXT: vmovx.f16 s26, s4
; CHECK-NEXT: vins.f16 s4, s6
; CHECK-NEXT: vmovx.f16 s6, s6
; CHECK-NEXT: vldrh.u16 q5, [r0, #-48]
; CHECK-NEXT: vmovx.f16 s27, s16
; CHECK-NEXT: vins.f16 s26, s6
; CHECK-NEXT: vmovx.f16 s6, s18
; CHECK-NEXT: vmovx.f16 s8, s7
; CHECK-NEXT: vmovx.f16 s10, s5
; CHECK-NEXT: vmovx.f16 s24, s12
; CHECK-NEXT: vins.f16 s10, s8
; CHECK-NEXT: vins.f16 s27, s6
; CHECK-NEXT: vmovx.f16 s6, s14
; CHECK-NEXT: vmovx.f16 s8, s19
; CHECK-NEXT: vmovx.f16 s11, s17
; CHECK-NEXT: vmov.f32 s0, s13
; CHECK-NEXT: vins.f16 s11, s8
; CHECK-NEXT: vmovx.f16 s25, s20
; CHECK-NEXT: vins.f16 s24, s6
; CHECK-NEXT: vmovx.f16 s6, s22
; CHECK-NEXT: vmovx.f16 s1, s15
; CHECK-NEXT: vmovx.f16 s8, s13
; CHECK-NEXT: vins.f16 s20, s22
; CHECK-NEXT: vins.f16 s16, s18
; CHECK-NEXT: vins.f16 s25, s6
; CHECK-NEXT: vmov.f32 s2, s5
; CHECK-NEXT: vmov.f32 s3, s17
; CHECK-NEXT: vins.f16 s0, s15
; CHECK-NEXT: vmovx.f16 s9, s21
; CHECK-NEXT: vins.f16 s8, s1
; CHECK-NEXT: vmovx.f16 s1, s23
; CHECK-NEXT: vins.f16 s12, s14
; CHECK-NEXT: vins.f16 s21, s23
; CHECK-NEXT: vmov.f32 s14, s4
; CHECK-NEXT: vmov.f32 s15, s16
; CHECK-NEXT: vins.f16 s9, s1
; CHECK-NEXT: vmov.f32 s13, s20
; CHECK-NEXT: vmul.f16 q6, q6, r2
; CHECK-NEXT: vmul.f16 q3, q3, r2
; CHECK-NEXT: vins.f16 s2, s7
; CHECK-NEXT: vins.f16 s3, s19
; CHECK-NEXT: vmov.f32 s1, s21
; CHECK-NEXT: vmul.f16 q0, q0, r2
; CHECK-NEXT: vmovx.f16 s4, s12
; CHECK-NEXT: vmovx.f16 s6, s24
; CHECK-NEXT: vmul.f16 q2, q2, r2
; CHECK-NEXT: vmovx.f16 s7, s0
; CHECK-NEXT: vins.f16 s0, s8
; CHECK-NEXT: vmovx.f16 s8, s8
; CHECK-NEXT: vins.f16 s4, s6
; CHECK-NEXT: vmovx.f16 s5, s1
; CHECK-NEXT: vmovx.f16 s6, s9
; CHECK-NEXT: vins.f16 s7, s8
; CHECK-NEXT: vins.f16 s5, s6
; CHECK-NEXT: vmovx.f16 s6, s13
; CHECK-NEXT: vmovx.f16 s8, s25
; CHECK-NEXT: vins.f16 s6, s8
; CHECK-NEXT: vmovx.f16 s19, s2
; CHECK-NEXT: vmovx.f16 s8, s10
; CHECK-NEXT: vmovx.f16 s18, s14
; CHECK-NEXT: vins.f16 s19, s8
; CHECK-NEXT: vmovx.f16 s8, s26
; CHECK-NEXT: vins.f16 s18, s8
; CHECK-NEXT: vmovx.f16 s23, s3
; CHECK-NEXT: vmovx.f16 s8, s11
; CHECK-NEXT: vins.f16 s14, s26
; CHECK-NEXT: vins.f16 s23, s8
; CHECK-NEXT: vmovx.f16 s22, s15
; CHECK-NEXT: vins.f16 s15, s27
; CHECK-NEXT: vmovx.f16 s8, s27
; CHECK-NEXT: vins.f16 s12, s24
; CHECK-NEXT: vins.f16 s13, s25
; CHECK-NEXT: vins.f16 s3, s11
; CHECK-NEXT: vins.f16 s1, s9
; CHECK-NEXT: vins.f16 s2, s10
; CHECK-NEXT: vins.f16 s22, s8
; CHECK-NEXT: vmov q2, q3
; CHECK-NEXT: vmov.f32 s17, s0
; CHECK-NEXT: vmov.f32 s10, s4
; CHECK-NEXT: vmov q6, q0
; CHECK-NEXT: vmov.f32 s11, s7
; CHECK-NEXT: vmov.f32 s9, s0
; CHECK-NEXT: vmov.f32 s17, s2
; CHECK-NEXT: vmov.f32 s16, s14
; CHECK-NEXT: vmov.f32 s21, s3
; CHECK-NEXT: vstrh.16 q4, [r1, #32]
; CHECK-NEXT: vmov.f32 s20, s15
; CHECK-NEXT: vmov.f32 s7, s5
; CHECK-NEXT: vstrh.16 q5, [r1, #48]
; CHECK-NEXT: vstrh.16 q2, [r1], #64
; CHECK-NEXT: vmov.f32 s4, s13
; CHECK-NEXT: vmov.f32 s5, s25
; CHECK-NEXT: vstrh.16 q1, [r1, #-48]
; CHECK-NEXT: le lr, .LBB0_2
; CHECK-NEXT: .LBB0_3: @ %while.end
; CHECK-NEXT: vpop {d8, d9, d10, d11, d12, d13}
; CHECK-NEXT: pop {r7, pc}
entry:
%tmp.0.extract.trunc = trunc i32 %scale.coerce to i16
%l0 = bitcast i16 %tmp.0.extract.trunc to half
%mul = mul i32 %numCols, %numRows
%shr = lshr i32 %mul, 2
%cmp38 = icmp eq i32 %shr, 0
br i1 %cmp38, label %while.end, label %vector.ph
vector.ph: ; preds = %vector.memcheck
%n.vec = and i32 %shr, 1073741816
%l2 = shl nuw i32 %n.vec, 2
%ind.end = getelementptr half, half* %pIn, i32 %l2
%l3 = shl nuw i32 %n.vec, 2
%ind.end48 = getelementptr half, half* %pOut, i32 %l3
%ind.end50 = sub nsw i32 %shr, %n.vec
%broadcast.splatinsert55 = insertelement <8 x half> undef, half %l0, i32 0
%broadcast.splat56 = shufflevector <8 x half> %broadcast.splatinsert55, <8 x half> undef, <8 x i32> zeroinitializer
br label %vector.body
vector.body: ; preds = %vector.body, %vector.ph
%index = phi i32 [ 0, %vector.ph ], [ %index.next, %vector.body ]
%l4 = shl i32 %index, 2
%next.gep = getelementptr half, half* %pIn, i32 %l4
%l5 = shl i32 %index, 2
%l6 = bitcast half* %next.gep to <32 x half>*
%wide.vec = load <32 x half>, <32 x half>* %l6, align 2
%strided.vec = shufflevector <32 x half> %wide.vec, <32 x half> undef, <8 x i32> <i32 0, i32 4, i32 8, i32 12, i32 16, i32 20, i32 24, i32 28>
%strided.vec52 = shufflevector <32 x half> %wide.vec, <32 x half> undef, <8 x i32> <i32 1, i32 5, i32 9, i32 13, i32 17, i32 21, i32 25, i32 29>
%strided.vec53 = shufflevector <32 x half> %wide.vec, <32 x half> undef, <8 x i32> <i32 2, i32 6, i32 10, i32 14, i32 18, i32 22, i32 26, i32 30>
%strided.vec54 = shufflevector <32 x half> %wide.vec, <32 x half> undef, <8 x i32> <i32 3, i32 7, i32 11, i32 15, i32 19, i32 23, i32 27, i32 31>
%l7 = fmul <8 x half> %strided.vec, %broadcast.splat56
%l8 = fmul <8 x half> %strided.vec52, %broadcast.splat56
%l9 = fmul <8 x half> %strided.vec53, %broadcast.splat56
%l10 = fmul <8 x half> %strided.vec54, %broadcast.splat56
%l11 = getelementptr inbounds half, half* %pOut, i32 %l5
%l12 = bitcast half* %l11 to <32 x half>*
%l13 = shufflevector <8 x half> %l7, <8 x half> %l8, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
%l14 = shufflevector <8 x half> %l9, <8 x half> %l10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
%interleaved.vec = shufflevector <16 x half> %l13, <16 x half> %l14, <32 x i32> <i32 0, i32 8, i32 16, i32 24, i32 1, i32 9, i32 17, i32 25, i32 2, i32 10, i32 18, i32 26, i32 3, i32 11, i32 19, i32 27, i32 4, i32 12, i32 20, i32 28, i32 5, i32 13, i32 21, i32 29, i32 6, i32 14, i32 22, i32 30, i32 7, i32 15, i32 23, i32 31>
store <32 x half> %interleaved.vec, <32 x half>* %l12, align 2
%index.next = add i32 %index, 8
%l15 = icmp eq i32 %index.next, %n.vec
br i1 %l15, label %while.end, label %vector.body
while.end: ; preds = %while.body, %middle.block, %entry
ret void
}
|
