File: fast-isel-constrain-store-indexreg.ll

package info (click to toggle)
llvm-toolchain-14 1%3A14.0.6-12
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 1,496,180 kB
  • sloc: cpp: 5,593,972; ansic: 986,872; asm: 585,869; python: 184,223; objc: 72,530; lisp: 31,119; f90: 27,793; javascript: 9,780; pascal: 9,762; sh: 9,482; perl: 7,468; ml: 5,432; awk: 3,523; makefile: 2,538; xml: 953; cs: 573; fortran: 567
file content (25 lines) | stat: -rw-r--r-- 839 bytes parent folder | download | duplicates (20) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
 
; RUN: llc %s -o - -verify-machineinstrs | FileCheck %s

target datalayout = "e-m:o-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-apple-unknown"

@TheArray = external global [100000 x double], align 16

; This test ensures, via the machine verifier, that the register class for the
; index of the double store is correctly constrained to not include SP.

; CHECK: movsd

define i32 @main(i32* %i, double %tmpv) {
bb:
  br label %bb7

bb7:                                              ; preds = %bb7, %bb
  %storemerge = phi i32 [ 0, %bb ], [ %tmp19, %bb7 ]
  %tmp15 = zext i32 %storemerge to i64
  %tmp16 = getelementptr inbounds [100000 x double], [100000 x double]* @TheArray, i64 0, i64 %tmp15
  store double %tmpv, double* %tmp16, align 8
  %tmp18 = load i32, i32* %i, align 4
  %tmp19 = add i32 %tmp18, 1
  br label %bb7
}