1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=x86_64-unknown-linux-gnu < %s 2>&1 | FileCheck %s
define i32 @f(i16* %p) {
; CHECK-LABEL: f:
; CHECK: # %bb.0:
; CHECK-NEXT: testb $8, 1(%rdi)
; CHECK-NEXT: je .LBB0_1
; CHECK-NEXT: # %bb.2: # %B
; CHECK-NEXT: movl $20, %eax
; CHECK-NEXT: retq
; CHECK-NEXT: .LBB0_1: # %A
; CHECK-NEXT: movl $10, %eax
; CHECK-NEXT: retq
%v = load i16, i16* %p, align 2
%and = and i16 %v, 2048
%cond = icmp eq i16 %and, 0
%cond.fr = freeze i1 %cond
br i1 %cond.fr, label %A, label %B
A:
ret i32 10
B:
ret i32 20
}
define i32 @f_false(i16* %p) {
; CHECK-LABEL: f_false:
; CHECK: # %bb.0:
; CHECK-NEXT: movb $1, %al
; CHECK-NEXT: testb %al, %al
; CHECK-NEXT: jne .LBB1_2
; CHECK-NEXT: # %bb.1: # %A
; CHECK-NEXT: movl $10, %eax
; CHECK-NEXT: retq
; CHECK-NEXT: .LBB1_2: # %B
; CHECK-NEXT: movl $20, %eax
; CHECK-NEXT: retq
%v = load i16, i16* %p, align 2
%and = and i16 %v, 2048
%cond = icmp ult i16 %and, 0
%cond.fr = freeze i1 %cond
br i1 %cond.fr, label %A, label %B
A:
ret i32 10
B:
ret i32 20
}
define i32 @f_false2(i16* %p) {
; CHECK-LABEL: f_false2:
; CHECK: # %bb.0:
; CHECK-NEXT: movb $1, %al
; CHECK-NEXT: testb %al, %al
; CHECK-NEXT: jne .LBB2_2
; CHECK-NEXT: # %bb.1: # %A
; CHECK-NEXT: movl $10, %eax
; CHECK-NEXT: retq
; CHECK-NEXT: .LBB2_2: # %B
; CHECK-NEXT: movl $20, %eax
; CHECK-NEXT: retq
%v = load i16, i16* %p, align 2
%and = and i16 %v, 2048
%cond = icmp ult i16 65535, %and
%cond.fr = freeze i1 %cond
br i1 %cond.fr, label %A, label %B
A:
ret i32 10
B:
ret i32 20
}
define i32 @f_false3(i16* %p) {
; CHECK-LABEL: f_false3:
; CHECK: # %bb.0:
; CHECK-NEXT: movb $1, %al
; CHECK-NEXT: testb %al, %al
; CHECK-NEXT: jne .LBB3_2
; CHECK-NEXT: # %bb.1: # %A
; CHECK-NEXT: movl $10, %eax
; CHECK-NEXT: retq
; CHECK-NEXT: .LBB3_2: # %B
; CHECK-NEXT: movl $20, %eax
; CHECK-NEXT: retq
%v = load i16, i16* %p, align 2
%and = and i16 %v, 2048
%cond = icmp slt i16 32767, %and
%cond.fr = freeze i1 %cond
br i1 %cond.fr, label %A, label %B
A:
ret i32 10
B:
ret i32 20
}
define i32 @f_false4(i16* %p) {
; CHECK-LABEL: f_false4:
; CHECK: # %bb.0:
; CHECK-NEXT: movb $1, %al
; CHECK-NEXT: testb %al, %al
; CHECK-NEXT: jne .LBB4_2
; CHECK-NEXT: # %bb.1: # %A
; CHECK-NEXT: movl $10, %eax
; CHECK-NEXT: retq
; CHECK-NEXT: .LBB4_2: # %B
; CHECK-NEXT: movl $20, %eax
; CHECK-NEXT: retq
%v = load i16, i16* %p, align 2
%and = and i16 %v, 2048
%cond = icmp sgt i16 %and, 32767
%cond.fr = freeze i1 %cond
br i1 %cond.fr, label %A, label %B
A:
ret i32 10
B:
ret i32 20
}
define i32 @f_true(i16* %p) {
; CHECK-LABEL: f_true:
; CHECK: # %bb.0:
; CHECK-NEXT: xorl %eax, %eax
; CHECK-NEXT: testb %al, %al
; CHECK-NEXT: jne .LBB5_2
; CHECK-NEXT: # %bb.1: # %A
; CHECK-NEXT: movl $10, %eax
; CHECK-NEXT: retq
; CHECK-NEXT: .LBB5_2: # %B
; CHECK-NEXT: movl $20, %eax
; CHECK-NEXT: retq
%v = load i16, i16* %p, align 2
%and = and i16 %v, 2048
%cond = icmp sge i16 %and, -32768
%cond.fr = freeze i1 %cond
br i1 %cond.fr, label %A, label %B
A:
ret i32 10
B:
ret i32 20
}
define i32 @f_true2(i16* %p) {
; CHECK-LABEL: f_true2:
; CHECK: # %bb.0:
; CHECK-NEXT: xorl %eax, %eax
; CHECK-NEXT: testb %al, %al
; CHECK-NEXT: jne .LBB6_2
; CHECK-NEXT: # %bb.1: # %A
; CHECK-NEXT: movl $10, %eax
; CHECK-NEXT: retq
; CHECK-NEXT: .LBB6_2: # %B
; CHECK-NEXT: movl $20, %eax
; CHECK-NEXT: retq
%v = load i16, i16* %p, align 2
%and = and i16 %v, 2048
%cond = icmp uge i16 %and, 0
%cond.fr = freeze i1 %cond
br i1 %cond.fr, label %A, label %B
A:
ret i32 10
B:
ret i32 20
}
define i32 @f_true3(i16* %p) {
; CHECK-LABEL: f_true3:
; CHECK: # %bb.0:
; CHECK-NEXT: xorl %eax, %eax
; CHECK-NEXT: testb %al, %al
; CHECK-NEXT: jne .LBB7_2
; CHECK-NEXT: # %bb.1: # %A
; CHECK-NEXT: movl $10, %eax
; CHECK-NEXT: retq
; CHECK-NEXT: .LBB7_2: # %B
; CHECK-NEXT: movl $20, %eax
; CHECK-NEXT: retq
%v = load i16, i16* %p, align 2
%and = and i16 %v, 2048
%cond = icmp ule i16 0, %and
%cond.fr = freeze i1 %cond
br i1 %cond.fr, label %A, label %B
A:
ret i32 10
B:
ret i32 20
}
define i32 @f_true4(i16* %p) {
; CHECK-LABEL: f_true4:
; CHECK: # %bb.0:
; CHECK-NEXT: xorl %eax, %eax
; CHECK-NEXT: testb %al, %al
; CHECK-NEXT: jne .LBB8_2
; CHECK-NEXT: # %bb.1: # %A
; CHECK-NEXT: movl $10, %eax
; CHECK-NEXT: retq
; CHECK-NEXT: .LBB8_2: # %B
; CHECK-NEXT: movl $20, %eax
; CHECK-NEXT: retq
%v = load i16, i16* %p, align 2
%and = and i16 %v, 2048
%cond = icmp ule i16 %and, 65535
%cond.fr = freeze i1 %cond
br i1 %cond.fr, label %A, label %B
A:
ret i32 10
B:
ret i32 20
}
|