1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512fp16 -O3 | FileCheck %s --check-prefixes=X86
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512fp16 -O3 | FileCheck %s --check-prefixes=X64
define <32 x i16> @test_v32f16_oeq_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_oeq_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpeqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_oeq_q:
; X64: # %bb.0:
; X64-NEXT: vcmpeqph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"oeq",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ogt_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ogt_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpgt_oqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ogt_q:
; X64: # %bb.0:
; X64-NEXT: vcmplt_oqph %zmm2, %zmm3, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ogt",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_oge_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_oge_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpge_oqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_oge_q:
; X64: # %bb.0:
; X64-NEXT: vcmple_oqph %zmm2, %zmm3, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"oge",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_olt_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_olt_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmplt_oqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_olt_q:
; X64: # %bb.0:
; X64-NEXT: vcmplt_oqph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"olt",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ole_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ole_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmple_oqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ole_q:
; X64: # %bb.0:
; X64-NEXT: vcmple_oqph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ole",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_one_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_one_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpneq_oqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_one_q:
; X64: # %bb.0:
; X64-NEXT: vcmpneq_oqph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"one",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ord_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ord_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpordph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ord_q:
; X64: # %bb.0:
; X64-NEXT: vcmpordph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ord",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ueq_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ueq_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpeq_uqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ueq_q:
; X64: # %bb.0:
; X64-NEXT: vcmpeq_uqph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ueq",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ugt_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ugt_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpnle_uqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ugt_q:
; X64: # %bb.0:
; X64-NEXT: vcmpnle_uqph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ugt",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_uge_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_uge_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpnlt_uqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_uge_q:
; X64: # %bb.0:
; X64-NEXT: vcmpnlt_uqph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"uge",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ult_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ult_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpnge_uqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ult_q:
; X64: # %bb.0:
; X64-NEXT: vcmpnle_uqph %zmm2, %zmm3, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ult",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ule_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ule_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpngt_uqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ule_q:
; X64: # %bb.0:
; X64-NEXT: vcmpnlt_uqph %zmm2, %zmm3, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ule",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_une_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_une_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpneqph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_une_q:
; X64: # %bb.0:
; X64-NEXT: vcmpneqph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"une",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_uno_q(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_uno_q:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpunordph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_uno_q:
; X64: # %bb.0:
; X64-NEXT: vcmpunordph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"uno",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_oeq_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_oeq_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpeq_osph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_oeq_s:
; X64: # %bb.0:
; X64-NEXT: vcmpeq_osph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"oeq",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ogt_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ogt_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpgtph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ogt_s:
; X64: # %bb.0:
; X64-NEXT: vcmpltph %zmm2, %zmm3, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ogt",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_oge_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_oge_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpgeph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_oge_s:
; X64: # %bb.0:
; X64-NEXT: vcmpleph %zmm2, %zmm3, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"oge",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_olt_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_olt_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpltph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_olt_s:
; X64: # %bb.0:
; X64-NEXT: vcmpltph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"olt",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ole_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ole_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpleph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ole_s:
; X64: # %bb.0:
; X64-NEXT: vcmpleph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ole",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_one_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_one_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpneq_osph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_one_s:
; X64: # %bb.0:
; X64-NEXT: vcmpneq_osph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"one",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ord_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ord_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpord_sph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ord_s:
; X64: # %bb.0:
; X64-NEXT: vcmpord_sph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ord",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ueq_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ueq_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpeq_usph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ueq_s:
; X64: # %bb.0:
; X64-NEXT: vcmpeq_usph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ueq",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ugt_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ugt_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpnleph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ugt_s:
; X64: # %bb.0:
; X64-NEXT: vcmpnleph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ugt",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_uge_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_uge_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpnltph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_uge_s:
; X64: # %bb.0:
; X64-NEXT: vcmpnltph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"uge",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ult_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ult_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpngeph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ult_s:
; X64: # %bb.0:
; X64-NEXT: vcmpnleph %zmm2, %zmm3, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ult",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_ule_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_ule_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpngtph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_ule_s:
; X64: # %bb.0:
; X64-NEXT: vcmpnltph %zmm2, %zmm3, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"ule",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_une_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_une_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpneq_usph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_une_s:
; X64: # %bb.0:
; X64-NEXT: vcmpneq_usph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"une",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
define <32 x i16> @test_v32f16_uno_s(<32 x i16> %a, <32 x i16> %b, <32 x half> %f1, <32 x half> %f2) #0 {
; X86-LABEL: test_v32f16_uno_s:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-64, %esp
; X86-NEXT: subl $64, %esp
; X86-NEXT: vcmpunord_sph 8(%ebp), %zmm2, %k1
; X86-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
;
; X64-LABEL: test_v32f16_uno_s:
; X64: # %bb.0:
; X64-NEXT: vcmpunord_sph %zmm3, %zmm2, %k1
; X64-NEXT: vpblendmw %zmm0, %zmm1, %zmm0 {%k1}
; X64-NEXT: retq
%cond = call <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(
<32 x half> %f1, <32 x half> %f2, metadata !"uno",
metadata !"fpexcept.strict") #0
%res = select <32 x i1> %cond, <32 x i16> %a, <32 x i16> %b
ret <32 x i16> %res
}
attributes #0 = { strictfp nounwind }
declare <32 x i1> @llvm.experimental.constrained.fcmp.v32f16(<32 x half>, <32 x half>, metadata, metadata)
declare <32 x i1> @llvm.experimental.constrained.fcmps.v32f16(<32 x half>, <32 x half>, metadata, metadata)
|