1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve2 < %s \
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+streaming-sve < %s \
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve2 < %s \
// RUN: | llvm-objdump -d --mattr=+sve2 - | FileCheck %s --check-prefix=CHECK-INST
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve2 < %s \
// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
fmlalt z29.s, z30.h, z31.h
// CHECK-INST: fmlalt z29.s, z30.h, z31.h
// CHECK-ENCODING: [0xdd,0x87,0xbf,0x64]
// CHECK-ERROR: instruction requires: sve2 or sme
// CHECK-UNKNOWN: dd 87 bf 64 <unknown>
fmlalt z0.s, z1.h, z7.h[0]
// CHECK-INST: fmlalt z0.s, z1.h, z7.h[0]
// CHECK-ENCODING: [0x20,0x44,0xa7,0x64]
// CHECK-ERROR: instruction requires: sve2 or sme
// CHECK-UNKNOWN: 20 44 a7 64 <unknown>
fmlalt z30.s, z31.h, z7.h[7]
// CHECK-INST: fmlalt z30.s, z31.h, z7.h[7]
// CHECK-ENCODING: [0xfe,0x4f,0xbf,0x64]
// CHECK-ERROR: instruction requires: sve2 or sme
// CHECK-UNKNOWN: fe 4f bf 64 <unknown>
// --------------------------------------------------------------------------//
// Test compatibility with MOVPRFX instruction.
movprfx z29, z28
// CHECK-INST: movprfx z29, z28
// CHECK-ENCODING: [0x9d,0xbf,0x20,0x04]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 9d bf 20 04 <unknown>
fmlalt z29.s, z30.h, z31.h
// CHECK-INST: fmlalt z29.s, z30.h, z31.h
// CHECK-ENCODING: [0xdd,0x87,0xbf,0x64]
// CHECK-ERROR: instruction requires: sve2 or sme
// CHECK-UNKNOWN: dd 87 bf 64 <unknown>
movprfx z21, z28
// CHECK-INST: movprfx z21, z28
// CHECK-ENCODING: [0x95,0xbf,0x20,0x04]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 95 bf 20 04 <unknown>
fmlalt z21.s, z1.h, z7.h[7]
// CHECK-INST: fmlalt z21.s, z1.h, z7.h[7]
// CHECK-ENCODING: [0x35,0x4c,0xbf,0x64]
// CHECK-ERROR: instruction requires: sve2 or sme
// CHECK-UNKNOWN: 35 4c bf 64 <unknown>
|
