1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
; RUN: opt < %s -mtriple=arm-unknown-linux-gnu -S -inline | FileCheck %s
; RUN: opt < %s -mtriple=arm-unknown-linux-gnu -S -passes='cgscc(inline)' | FileCheck %s
; Check that we only inline when we have compatible target attributes.
; ARM has implemented a target attribute that will verify that the attribute
; sets are compatible.
define i32 @foo() #0 {
entry:
%call = call i32 (...) @baz()
ret i32 %call
; CHECK-LABEL: foo
; CHECK: call i32 (...) @baz()
}
declare i32 @baz(...) #0
define i32 @bar() #1 {
entry:
%call = call i32 @foo()
ret i32 %call
; CHECK-LABEL: bar
; CHECK: call i32 (...) @baz()
}
define i32 @qux() #0 {
entry:
%call = call i32 @bar()
ret i32 %call
; CHECK-LABEL: qux
; CHECK: call i32 @bar()
}
define i32 @thumb_fn() #2 {
entry:
%call = call i32 @foo()
ret i32 %call
; CHECK-LABEL: thumb_fn
; CHECK: call i32 @foo
}
define i32 @strict_align() #3 {
entry:
%call = call i32 @foo()
ret i32 %call
; CHECK-LABEL: strict_align
; CHECK: call i32 (...) @baz()
}
define i32 @soft_float_fn() #4 {
entry:
%call = call i32 @foo()
ret i32 %call
; CHECK-LABEL: soft_float_fn
; CHECK: call i32 @foo
}
attributes #0 = { "target-cpu"="generic" "target-features"="+dsp,+neon" }
attributes #1 = { "target-cpu"="generic" "target-features"="+dsp,+neon,+fp16" }
attributes #2 = { "target-cpu"="generic" "target-features"="+dsp,+neon,+fp16,+thumb-mode" }
attributes #3 = { "target-cpu"="generic" "target-features"="+dsp,+neon,+strict-align" }
attributes #4 = { "target-cpu"="generic" "target-features"="+dsp,+neon,+fp16,+soft-float" }
|
