File: 2008-02-24-MultipleUseofSRet.ll

package info (click to toggle)
llvm-toolchain-14 1%3A14.0.6-12
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 1,496,180 kB
  • sloc: cpp: 5,593,972; ansic: 986,872; asm: 585,869; python: 184,223; objc: 72,530; lisp: 31,119; f90: 27,793; javascript: 9,780; pascal: 9,762; sh: 9,482; perl: 7,468; ml: 5,432; awk: 3,523; makefile: 2,538; xml: 953; cs: 573; fortran: 567
file content (58 lines) | stat: -rw-r--r-- 2,628 bytes parent folder | download | duplicates (4)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -basic-aa -memcpyopt -dse -S -verify-memoryssa | FileCheck %s
; PR2077

target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:32:32"
target triple = "i386-pc-linux-gnu"

%0 = type { x86_fp80, x86_fp80 }

define internal fastcc void @initialize(%0* noalias nocapture sret(%0) %agg.result) nounwind {
; CHECK-LABEL: @initialize(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[AGG_RESULT_03:%.*]] = getelementptr [[TMP0:%.*]], %0* [[AGG_RESULT:%.*]], i32 0, i32 0
; CHECK-NEXT:    store x86_fp80 0xK00000000000000000000, x86_fp80* [[AGG_RESULT_03]], align 4
; CHECK-NEXT:    [[AGG_RESULT_15:%.*]] = getelementptr [[TMP0]], %0* [[AGG_RESULT]], i32 0, i32 1
; CHECK-NEXT:    store x86_fp80 0xK00000000000000000000, x86_fp80* [[AGG_RESULT_15]], align 4
; CHECK-NEXT:    ret void
;
entry:
  %agg.result.03 = getelementptr %0, %0* %agg.result, i32 0, i32 0
  store x86_fp80 0xK00000000000000000000, x86_fp80* %agg.result.03
  %agg.result.15 = getelementptr %0, %0* %agg.result, i32 0, i32 1
  store x86_fp80 0xK00000000000000000000, x86_fp80* %agg.result.15
  ret void
}

declare fastcc x86_fp80 @passed_uninitialized(%0* nocapture) nounwind

define fastcc void @badly_optimized() nounwind {
; CHECK-LABEL: @badly_optimized(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[Z:%.*]] = alloca [[TMP0:%.*]], align 8
; CHECK-NEXT:    [[TMP:%.*]] = alloca [[TMP0]], align 8
; CHECK-NEXT:    [[MEMTMP:%.*]] = alloca [[TMP0]], align 8
; CHECK-NEXT:    call fastcc void @initialize(%0* noalias sret(%0) [[Z]])
; CHECK-NEXT:    [[TMP1:%.*]] = bitcast %0* [[TMP]] to i8*
; CHECK-NEXT:    [[MEMTMP2:%.*]] = bitcast %0* [[MEMTMP]] to i8*
; CHECK-NEXT:    [[Z3:%.*]] = bitcast %0* [[Z]] to i8*
; CHECK-NEXT:    [[TMP4:%.*]] = bitcast %0* [[TMP]] to i8*
; CHECK-NEXT:    [[TMP5:%.*]] = call fastcc x86_fp80 @passed_uninitialized(%0* [[Z]])
; CHECK-NEXT:    ret void
;
entry:
  %z = alloca %0
  %tmp = alloca %0
  %memtmp = alloca %0, align 8
  call fastcc void @initialize(%0* noalias sret(%0) %memtmp)
  %tmp1 = bitcast %0* %tmp to i8*
  %memtmp2 = bitcast %0* %memtmp to i8*
  call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 8 %tmp1, i8* align 8 %memtmp2, i32 24, i1 false)
  %z3 = bitcast %0* %z to i8*
  %tmp4 = bitcast %0* %tmp to i8*
  call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 8 %z3, i8* align 8 %tmp4, i32 24, i1 false)
  %tmp5 = call fastcc x86_fp80 @passed_uninitialized(%0* %z)
  ret void
}

declare void @llvm.memcpy.p0i8.p0i8.i32(i8* nocapture, i8* nocapture, i32, i1) nounwind