1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
|
# RUN: llvm-mca -mtriple=aarch64-none-eabi -mcpu=cortex-a57 -iterations=1 -timeline < %s | FileCheck %s
# CHECK: [0] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 12
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER .. fmul v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] DeeeeeeeeeER fmla v0.2s, v1.2s, v2.2s
# CHECK: [1] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 13
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER . . fmul v0.4s, v1.4s, v2.4s
# CHECK-NEXT: [0,1] DeeeeeeeeeeER fmla v0.4s, v1.4s, v2.4s
# CHECK: [2] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 12
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER .. fmulx v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] DeeeeeeeeeER fmls v0.2s, v1.2s, v2.2s
# CHECK: [3] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 13
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER . . fmulx v0.4s, v1.4s, v2.4s
# CHECK-NEXT: [0,1] DeeeeeeeeeeER fmls v0.4s, v1.4s, v2.4s
# CHECK: [4] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 16
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeeeeeER . fmla v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D====eeeeeeeeeER fmla v0.2s, v3.2s, v4.2s
# CHECK: [5] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 16
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeeeeeER . fmls v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D====eeeeeeeeeER fmls v0.2s, v3.2s, v4.2s
# CHECK: [6] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 12
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER .. fmul d4, d5, d6
# CHECK-NEXT: [0,1] DeeeeeeeeeER fmadd d1, d2, d3, d4
# CHECK: [7] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 12
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER .. fmul d4, d5, d6
# CHECK-NEXT: [0,1] DeeeeeeeeeER fmadd d1, d2, d3, d4
# CHECK: [8] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 16
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeeeeeER . fmadd d4, d5, d6, d7
# CHECK-NEXT: [0,1] D====eeeeeeeeeER fmadd d1, d2, d3, d4
# CHECK: [9] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 16
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeeeeeER . fmsub d4, d5, d6, d7
# CHECK-NEXT: [0,1] D====eeeeeeeeeER fmsub d1, d2, d3, d4
# CHECK: [10] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 16
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeeeeeER . fnmadd d4, d5, d6, d7
# CHECK-NEXT: [0,1] D====eeeeeeeeeER fnmadd d1, d2, d3, d4
# CHECK: [11] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 16
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeeeeeER . fnmsub d4, d5, d6, d7
# CHECK-NEXT: [0,1] D====eeeeeeeeeER fnmsub d1, d2, d3, d4
# CHECK: [12] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 8
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeER. saba v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeER saba v0.2s, v3.2s, v4.2s
# CHECK: [13] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 8
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeER. sabal v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeER sabal v0.2d, v3.2s, v4.2s
# CHECK: [14] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 8
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeER. uaba v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeER uaba v0.2s, v3.2s, v4.2s
# CHECK: [15] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 8
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeER. uabal v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeER uabal v0.2d, v3.2s, v4.2s
# CHECK: [16] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 8
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeER. sadalp v0.1d, v1.2s
# CHECK-NEXT: [0,1] D=eeeeER sadalp v0.1d, v2.2s
# CHECK: [17] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 8
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeER. uadalp v0.1d, v1.2s
# CHECK-NEXT: [0,1] D=eeeeER uadalp v0.1d, v2.2s
# CHECK: [18] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 8
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeER. srsra v0.8b, v1.8b, #3
# CHECK-NEXT: [0,1] D=eeeeER srsra v0.8b, v2.8b, #3
# CHECK: [19] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 8
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeER. ursra v0.8b, v1.8b, #3
# CHECK-NEXT: [0,1] D=eeeeER ursra v0.8b, v2.8b, #3
# CHECK: [20] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 8
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeER. usra v0.4s, v1.4s, #3
# CHECK-NEXT: [0,1] D=eeeeER usra v0.4s, v2.4s, #3
# CHECK: [21] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 9
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER. mul v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeeER mla v0.2s, v1.2s, v2.2s
# CHECK: [22] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 13
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER . . pmul v0.8b, v1.8b, v2.8b
# CHECK-NEXT: [0,1] D=====eeeeeER mla v0.8b, v1.8b, v2.8b
# CHECK: [23] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 13
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER . . sqdmulh v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=====eeeeeER mla v0.2s, v1.2s, v2.2s
# CHECK: [24] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 13
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER . . sqrdmulh v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=====eeeeeER mla v0.2s, v1.2s, v2.2s
# CHECK: [25] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 9
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER. smull v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeeER smlal v0.2d, v1.2s, v2.2s
# CHECK: [26] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 9
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER. umull v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeeER umlal v0.2d, v1.2s, v2.2s
# CHECK: [27] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 13
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER . . sqdmull v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=====eeeeeER smlal v0.2d, v1.2s, v2.2s
# CHECK: [28] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 13
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER . . pmull v0.8h, v1.8b, v2.8b
# CHECK-NEXT: [0,1] D=====eeeeeER smlal v0.8h, v1.8b, v2.8b
# CHECK: [29] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 13
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER . . pmull2 v0.8h, v1.16b, v2.16b
# CHECK-NEXT: [0,1] D=====eeeeeER smlal v0.8h, v1.8b, v2.8b
# CHECK: [30] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 9
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER. mla v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeeER mla v0.2s, v1.2s, v2.2s
# CHECK: [31] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 11
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeeER . mla v0.4s, v1.4s, v2.4s
# CHECK-NEXT: [0,1] .D=eeeeeeER mla v0.4s, v1.4s, v2.4s
# CHECK: [32] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 9
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER. mls v0.2s, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeeER mls v0.2s, v1.2s, v2.2s
# CHECK: [33] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 11
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeeER . mls v0.4s, v1.4s, v2.4s
# CHECK-NEXT: [0,1] .D=eeeeeeER mls v0.4s, v1.4s, v2.4s
# CHECK: [34] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 9
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER. smlal v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeeER smlal v0.2d, v1.2s, v2.2s
# CHECK: [35] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 9
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER. smlsl v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeeER smlsl v0.2d, v1.2s, v2.2s
# CHECK: [36] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 9
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER. umlal v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeeER umlal v0.2d, v1.2s, v2.2s
# CHECK: [37] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 9
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER. umlsl v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D=eeeeeER umlsl v0.2d, v1.2s, v2.2s
# CHECK: [38] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 10
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER . sqdmlal v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D==eeeeeER sqdmlal v0.2d, v1.2s, v2.2s
# CHECK: [39] Code Region
# CHECK: Instructions: 2
# CHECK-NEXT: Total Cycles: 10
# CHECK: Timeline view:
# CHECK: [0,0] DeeeeeER . sqdmlsl v0.2d, v1.2s, v2.2s
# CHECK-NEXT: [0,1] D==eeeeeER sqdmlsl v0.2d, v1.2s, v2.2s
# ASIMD FP Instructions
# FMUL, FMULX, FMLA, FMLS are impacted
# testing only a subset of combinations
# LLVM-MCA-BEGIN
fmul v0.2s, v1.2s, v2.2s
fmla v0.2s, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
fmul v0.4s, v1.4s, v2.4s
fmla v0.4s, v1.4s, v2.4s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
fmulx v0.2s, v1.2s, v2.2s
fmls v0.2s, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
fmulx v0.4s, v1.4s, v2.4s
fmls v0.4s, v1.4s, v2.4s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
fmla v0.2s, v1.2s, v2.2s
fmla v0.2s, v3.2s, v4.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
fmls v0.2s, v1.2s, v2.2s
fmls v0.2s, v3.2s, v4.2s
# LLVM-MCA-END
# FP Multiply Instructions
# FMUL, FMUL, FNMUL, FMADD, FMSUB, FNMADD, FNMSUB are impacted
# testing only a subset of combinations
# LLVM-MCA-BEGIN
fmul d4, d5, d6
fmadd d1, d2, d3, d4
# LLVM-MCA-END
# LLVM-MCA-BEGIN
fmul d4, d5, d6
fmadd d1, d2, d3, d4
# LLVM-MCA-END
# LLVM-MCA-BEGIN
fmadd d4, d5, d6, d7
fmadd d1, d2, d3, d4
# LLVM-MCA-END
# LLVM-MCA-BEGIN
fmsub d4, d5, d6, d7
fmsub d1, d2, d3, d4
# LLVM-MCA-END
# LLVM-MCA-BEGIN
fnmadd d4, d5, d6, d7
fnmadd d1, d2, d3, d4
# LLVM-MCA-END
# LLVM-MCA-BEGIN
fnmsub d4, d5, d6, d7
fnmsub d1, d2, d3, d4
# LLVM-MCA-END
# ASIMD Integer Instructions X-Unit
# SABA, UABA, SABAL, UABAL, SADALP, UADALP, SRSRA, USRA, URSRA are impacted
# testing only a subset of combinations
# LLVM-MCA-BEGIN
saba v0.2s, v1.2s, v2.2s
saba v0.2s, v3.2s, v4.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
sabal v0.2d, v1.2s, v2.2s
sabal v0.2d, v3.2s, v4.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
uaba v0.2s, v1.2s, v2.2s
uaba v0.2s, v3.2s, v4.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
uabal v0.2d, v1.2s, v2.2s
uabal v0.2d, v3.2s, v4.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
sadalp v0.1d, v1.2s
sadalp v0.1d, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
uadalp v0.1d, v1.2s
uadalp v0.1d, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
srsra v0.8b, v1.8b, #3
srsra v0.8b, v2.8b, #3
# LLVM-MCA-END
# LLVM-MCA-BEGIN
ursra v0.8b, v1.8b, #3
ursra v0.8b, v2.8b, #3
# LLVM-MCA-END
# LLVM-MCA-BEGIN
usra v0.4s, v1.4s, #3
usra v0.4s, v2.4s, #3
# LLVM-MCA-END
# ASIMD Multiply Instructions X-Unit
# pmuls and sqd/sqrdmuls dont forward
# MULs
# LLVM-MCA-BEGIN
mul v0.2s, v1.2s, v2.2s
mla v0.2s, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
pmul v0.8b, v1.8b, v2.8b
mla v0.8b, v1.8b, v2.8b
# LLVM-MCA-END
# LLVM-MCA-BEGIN
sqdmulh v0.2s, v1.2s, v2.2s
mla v0.2s, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
sqrdmulh v0.2s, v1.2s, v2.2s
mla v0.2s, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
smull v0.2d, v1.2s, v2.2s
smlal v0.2d, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
umull v0.2d, v1.2s, v2.2s
umlal v0.2d, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
sqdmull v0.2d, v1.2s, v2.2s
smlal v0.2d, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
pmull.8h v0, v1, v2
smlal.8h v0, v1, v2
# LLVM-MCA-END
# LLVM-MCA-BEGIN
pmull2.8h v0, v1, v2
smlal.8h v0, v1, v2
# LLVM-MCA-END
# MLAs
# LLVM-MCA-BEGIN
mla v0.2s, v1.2s, v2.2s
mla v0.2s, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
mla v0.4s, v1.4s, v2.4s
mla v0.4s, v1.4s, v2.4s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
mls v0.2s, v1.2s, v2.2s
mls v0.2s, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
mls v0.4s, v1.4s, v2.4s
mls v0.4s, v1.4s, v2.4s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
smlal v0.2d, v1.2s, v2.2s
smlal v0.2d, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
smlsl v0.2d, v1.2s, v2.2s
smlsl v0.2d, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
umlal v0.2d, v1.2s, v2.2s
umlal v0.2d, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
umlsl v0.2d, v1.2s, v2.2s
umlsl v0.2d, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
sqdmlal v0.2d, v1.2s, v2.2s
sqdmlal v0.2d, v1.2s, v2.2s
# LLVM-MCA-END
# LLVM-MCA-BEGIN
sqdmlsl v0.2d, v1.2s, v2.2s
sqdmlsl v0.2d, v1.2s, v2.2s
# LLVM-MCA-END
|
