1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64-- -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"
define void @zextload_s32_from_s16(i16 *%addr) { ret void }
define void @zextload_s32_from_s16_not_combined(i16 *%addr) { ret void }
define i64 @i32_to_i64(i32* %ptr) {
%ld = load i32, i32* %ptr, align 4
%val = zext i32 %ld to i64
ret i64 %val
}
define i64 @i16_to_i64(i16* %ptr) {
%ld = load i16, i16* %ptr, align 2
%val = zext i16 %ld to i64
ret i64 %val
}
define i64 @i8_to_i64(i8* %ptr) {
%ld = load i8, i8* %ptr, align 1
%val = zext i8 %ld to i64
ret i64 %val
}
define i32 @i8_to_i32(i8* %ptr) {
%ld = load i8, i8* %ptr, align 1
%val = zext i8 %ld to i32
ret i32 %val
}
define i32 @i16_to_i32(i16* %ptr) {
%ld = load i16, i16* %ptr, align 2
%val = zext i16 %ld to i32
ret i32 %val
}
...
---
name: zextload_s32_from_s16
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x0
; CHECK-LABEL: name: zextload_s32_from_s16
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[LDRHHui:%[0-9]+]]:gpr32 = LDRHHui [[COPY]], 0 :: (load (s16) from %ir.addr)
; CHECK: $w0 = COPY [[LDRHHui]]
%0:gpr(p0) = COPY $x0
%1:gpr(s32) = G_ZEXTLOAD %0 :: (load (s16) from %ir.addr)
$w0 = COPY %1(s32)
...
---
name: zextload_s32_from_s16_not_combined
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x0
; CHECK-LABEL: name: zextload_s32_from_s16_not_combined
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[LDRHHui:%[0-9]+]]:gpr32 = LDRHHui [[COPY]], 0 :: (load (s16) from %ir.addr)
; CHECK: [[COPY1:%[0-9]+]]:gpr32all = COPY [[LDRHHui]]
; CHECK: $w0 = COPY [[COPY1]]
%0:gpr(p0) = COPY $x0
%1:gpr(s16) = G_LOAD %0 :: (load (s16) from %ir.addr)
%2:gpr(s32) = G_ZEXT %1
$w0 = COPY %2(s32)
...
---
name: i32_to_i64
legalized: true
regBankSelected: true
body: |
bb.1 (%ir-block.0):
liveins: $x0
; CHECK-LABEL: name: i32_to_i64
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[LDRWui:%[0-9]+]]:gpr32 = LDRWui [[COPY]], 0 :: (load (s32) from %ir.ptr)
; CHECK: [[SUBREG_TO_REG:%[0-9]+]]:gpr64all = SUBREG_TO_REG 0, [[LDRWui]], %subreg.sub_32
; CHECK: $x0 = COPY [[SUBREG_TO_REG]]
; CHECK: RET_ReallyLR implicit $x0
%0:gpr(p0) = COPY $x0
%2:gpr(s64) = G_ZEXTLOAD %0(p0) :: (load (s32) from %ir.ptr)
$x0 = COPY %2(s64)
RET_ReallyLR implicit $x0
...
---
name: i16_to_i64
legalized: true
regBankSelected: true
body: |
bb.1 (%ir-block.0):
liveins: $x0
; CHECK-LABEL: name: i16_to_i64
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[LDRHHui:%[0-9]+]]:gpr32 = LDRHHui [[COPY]], 0 :: (load (s16) from %ir.ptr)
; CHECK: [[SUBREG_TO_REG:%[0-9]+]]:gpr64all = SUBREG_TO_REG 0, [[LDRHHui]], %subreg.sub_32
; CHECK: $x0 = COPY [[SUBREG_TO_REG]]
; CHECK: RET_ReallyLR implicit $x0
%0:gpr(p0) = COPY $x0
%2:gpr(s64) = G_ZEXTLOAD %0(p0) :: (load (s16) from %ir.ptr)
$x0 = COPY %2(s64)
RET_ReallyLR implicit $x0
...
---
name: i8_to_i64
legalized: true
regBankSelected: true
body: |
bb.1 (%ir-block.0):
liveins: $x0
; CHECK-LABEL: name: i8_to_i64
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[LDRBBui:%[0-9]+]]:gpr32 = LDRBBui [[COPY]], 0 :: (load (s8) from %ir.ptr)
; CHECK: [[SUBREG_TO_REG:%[0-9]+]]:gpr64all = SUBREG_TO_REG 0, [[LDRBBui]], %subreg.sub_32
; CHECK: $x0 = COPY [[SUBREG_TO_REG]]
; CHECK: RET_ReallyLR implicit $x0
%0:gpr(p0) = COPY $x0
%2:gpr(s64) = G_ZEXTLOAD %0(p0) :: (load (s8) from %ir.ptr)
$x0 = COPY %2(s64)
RET_ReallyLR implicit $x0
...
---
name: i8_to_i32
legalized: true
regBankSelected: true
body: |
bb.1 (%ir-block.0):
liveins: $x0
; CHECK-LABEL: name: i8_to_i32
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[LDRBBui:%[0-9]+]]:gpr32 = LDRBBui [[COPY]], 0 :: (load (s8) from %ir.ptr)
; CHECK: $w0 = COPY [[LDRBBui]]
; CHECK: RET_ReallyLR implicit $w0
%0:gpr(p0) = COPY $x0
%2:gpr(s32) = G_ZEXTLOAD %0(p0) :: (load (s8) from %ir.ptr)
$w0 = COPY %2(s32)
RET_ReallyLR implicit $w0
...
---
name: i16_to_i32
legalized: true
regBankSelected: true
body: |
bb.1 (%ir-block.0):
liveins: $x0
; CHECK-LABEL: name: i16_to_i32
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[LDRHHui:%[0-9]+]]:gpr32 = LDRHHui [[COPY]], 0 :: (load (s16) from %ir.ptr)
; CHECK: $w0 = COPY [[LDRHHui]]
; CHECK: RET_ReallyLR implicit $w0
%0:gpr(p0) = COPY $x0
%2:gpr(s32) = G_ZEXTLOAD %0(p0) :: (load (s16) from %ir.ptr)
$w0 = COPY %2(s32)
RET_ReallyLR implicit $w0
...
|
