1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
|
//===- HexagonCallingConv.td ----------------------------------------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
class CCIfArgIsVarArg<CCAction A>
: CCIf<"State.isVarArg() && "
"ValNo >= static_cast<HexagonCCState&>(State)"
".getNumNamedVarArgParams()", A>;
def CC_HexagonStack: CallingConv<[
CCIfType<[i32,v2i16,v4i8],
CCAssignToStack<4,4>>,
CCIfType<[i64,v2i32,v4i16,v8i8],
CCAssignToStack<8,8>>
]>;
def CC_Hexagon_Legacy: CallingConv<[
CCIfType<[i1,i8,i16],
CCPromoteToType<i32>>,
CCIfType<[f32],
CCBitConvertToType<i32>>,
CCIfType<[f64],
CCBitConvertToType<i64>>,
CCIfByVal<
CCPassByVal<8,8>>,
CCIfArgIsVarArg<
CCDelegateTo<CC_HexagonStack>>,
// Pass split values in pairs, allocate odd register if necessary.
CCIfType<[i32],
CCIfSplit<
CCCustom<"CC_SkipOdd">>>,
CCIfType<[i32,v2i16,v4i8],
CCAssignToReg<[R0,R1,R2,R3,R4,R5]>>,
// Make sure to allocate any skipped 32-bit register, so it does not get
// allocated to a subsequent 32-bit value.
CCIfType<[i64,v2i32,v4i16,v8i8],
CCCustom<"CC_SkipOdd">>,
CCIfType<[i64,v2i32,v4i16,v8i8],
CCAssignToReg<[D0,D1,D2]>>,
CCDelegateTo<CC_HexagonStack>
]>;
def CC_Hexagon: CallingConv<[
CCIfType<[i1,i8,i16],
CCPromoteToType<i32>>,
CCIfType<[f32],
CCBitConvertToType<i32>>,
CCIfType<[f64],
CCBitConvertToType<i64>>,
CCIfByVal<
CCPassByVal<8,1>>,
CCIfArgIsVarArg<
CCDelegateTo<CC_HexagonStack>>,
// Pass split values in pairs, allocate odd register if necessary.
CCIfType<[i32],
CCIfSplit<
CCCustom<"CC_SkipOdd">>>,
CCIfType<[i32,v2i16,v4i8],
CCAssignToReg<[R0,R1,R2,R3,R4,R5]>>,
// Make sure to allocate any skipped 32-bit register, so it does not get
// allocated to a subsequent 32-bit value.
CCIfType<[i64,v2i32,v4i16,v8i8],
CCCustom<"CC_SkipOdd">>,
CCIfType<[i64,v2i32,v4i16,v8i8],
CCAssignToReg<[D0,D1,D2]>>,
CCDelegateTo<CC_HexagonStack>
]>;
def RetCC_Hexagon: CallingConv<[
CCIfType<[i1,i8,i16],
CCPromoteToType<i32>>,
CCIfType<[f32],
CCBitConvertToType<i32>>,
CCIfType<[f64],
CCBitConvertToType<i64>>,
// Small structures are returned in a pair of registers, (which is
// always r1:0). In such case, what is returned are two i32 values
// without any additional information (in ArgFlags) stating that
// they are parts of a structure. Because of that there is no way
// to differentiate that situation from an attempt to return two
// values, so always assign R0 and R1.
CCIfSplit<
CCAssignToReg<[R0,R1]>>,
CCIfType<[i32,v2i16,v4i8],
CCAssignToReg<[R0,R1]>>,
CCIfType<[i64,v2i32,v4i16,v8i8],
CCAssignToReg<[D0]>>
]>;
class CCIfHvx64<CCAction A>
: CCIf<"State.getMachineFunction().getSubtarget<HexagonSubtarget>()"
".useHVX64BOps()", A>;
class CCIfHvx128<CCAction A>
: CCIf<"State.getMachineFunction().getSubtarget<HexagonSubtarget>()"
".useHVX128BOps()", A>;
def CC_Hexagon_HVX: CallingConv<[
// HVX 64-byte mode
CCIfHvx64<
CCIfType<[v16i32,v32i16,v64i8],
CCAssignToReg<[V0,V1,V2,V3,V4,V5,V6,V7,V8,V9,V10,V11,V12,V13,V14,V15]>>>,
CCIfHvx64<
CCIfType<[v32i32,v64i16,v128i8],
CCAssignToReg<[W0,W1,W2,W3,W4,W5,W6,W7]>>>,
CCIfHvx64<
CCIfType<[v16i32,v32i16,v64i8],
CCAssignToStack<64,64>>>,
CCIfHvx64<
CCIfType<[v32i32,v64i16,v128i8],
CCAssignToStack<128,64>>>,
// HVX 128-byte mode
CCIfHvx128<
CCIfType<[v32i32,v64i16,v128i8,v32f32,v64f16],
CCAssignToReg<[V0,V1,V2,V3,V4,V5,V6,V7,V8,V9,V10,V11,V12,V13,V14,V15]>>>,
CCIfHvx128<
CCIfType<[v64i32,v128i16,v256i8,v64f32,v128f16],
CCAssignToReg<[W0,W1,W2,W3,W4,W5,W6,W7]>>>,
CCIfHvx128<
CCIfType<[v32i32,v64i16,v128i8,v32f32,v64f16],
CCAssignToStack<128,128>>>,
CCIfHvx128<
CCIfType<[v64i32,v128i16,v256i8,v64f32,v128f16],
CCAssignToStack<256,128>>>,
CCDelegateTo<CC_Hexagon>
]>;
def RetCC_Hexagon_HVX: CallingConv<[
// HVX 64-byte mode
CCIfHvx64<
CCIfType<[v16i32,v32i16,v64i8],
CCAssignToReg<[V0]>>>,
CCIfHvx64<
CCIfType<[v32i32,v64i16,v128i8],
CCAssignToReg<[W0]>>>,
// HVX 128-byte mode
CCIfHvx128<
CCIfType<[v32i32,v64i16,v128i8,v32f32,v64f16],
CCAssignToReg<[V0]>>>,
CCIfHvx128<
CCIfType<[v64i32,v128i16,v256i8,v64f32,v128f16],
CCAssignToReg<[W0]>>>,
CCDelegateTo<RetCC_Hexagon>
]>;
|
