1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=armv4t-eabi %s -o - | FileCheck %s --check-prefix=V4T
; RUN: llc -mtriple=armv6-eabi %s -o - | FileCheck %s --check-prefix=V6
; RUN: llc -mtriple=armv6t2-eabi %s -o - | FileCheck %s --check-prefix=V6T2
; Check for several conditions that should result in USAT.
; For example, the base test is equivalent to
; x < 0 ? 0 : (x > k ? k : x) in C. All patterns that bound x
; to the interval [0, k] where k + 1 is a power of 2 can be
; transformed into USAT. At the end there are some tests
; checking that conditionals are not transformed if they don't
; match the right pattern.
;
; Base tests with different bit widths
;
; x < 0 ? 0 : (x > k ? k : x)
; 32-bit base test
define i32 @unsigned_sat_base_32bit(i32 %x) #0 {
; V4T-LABEL: unsigned_sat_base_32bit:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: ldr r1, .LCPI0_0
; V4T-NEXT: cmp r0, r1
; V4T-NEXT: movlt r1, r0
; V4T-NEXT: bic r0, r1, r1, asr #31
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI0_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: unsigned_sat_base_32bit:
; V6: @ %bb.0: @ %entry
; V6-NEXT: usat r0, #23, r0
; V6-NEXT: bx lr
;
; V6T2-LABEL: unsigned_sat_base_32bit:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: usat r0, #23, r0
; V6T2-NEXT: bx lr
entry:
%0 = icmp slt i32 %x, 8388607
%saturateUp = select i1 %0, i32 %x, i32 8388607
%1 = icmp sgt i32 %saturateUp, 0
%saturateLow = select i1 %1, i32 %saturateUp, i32 0
ret i32 %saturateLow
}
; x < 0 ? 0 : (x > k ? k : x)
; 16-bit base test
define i16 @unsigned_sat_base_16bit(i16 %x) #0 {
; V4T-LABEL: unsigned_sat_base_16bit:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: mov r2, #255
; V4T-NEXT: lsl r1, r0, #16
; V4T-NEXT: orr r2, r2, #1792
; V4T-NEXT: asr r1, r1, #16
; V4T-NEXT: cmp r1, r2
; V4T-NEXT: movge r0, r2
; V4T-NEXT: lsl r1, r0, #16
; V4T-NEXT: asr r1, r1, #16
; V4T-NEXT: cmp r1, #0
; V4T-NEXT: movle r0, #0
; V4T-NEXT: bx lr
;
; V6-LABEL: unsigned_sat_base_16bit:
; V6: @ %bb.0: @ %entry
; V6-NEXT: mov r2, #255
; V6-NEXT: sxth r1, r0
; V6-NEXT: orr r2, r2, #1792
; V6-NEXT: cmp r1, r2
; V6-NEXT: movge r0, r2
; V6-NEXT: sxth r1, r0
; V6-NEXT: cmp r1, #0
; V6-NEXT: movle r0, #0
; V6-NEXT: bx lr
;
; V6T2-LABEL: unsigned_sat_base_16bit:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: sxth r1, r0
; V6T2-NEXT: movw r2, #2047
; V6T2-NEXT: cmp r1, r2
; V6T2-NEXT: movge r0, r2
; V6T2-NEXT: sxth r1, r0
; V6T2-NEXT: cmp r1, #0
; V6T2-NEXT: movle r0, #0
; V6T2-NEXT: bx lr
entry:
%0 = icmp slt i16 %x, 2047
%saturateUp = select i1 %0, i16 %x, i16 2047
%1 = icmp sgt i16 %saturateUp, 0
%saturateLow = select i1 %1, i16 %saturateUp, i16 0
ret i16 %saturateLow
}
; x < 0 ? 0 : (x > k ? k : x)
; 8-bit base test
define i8 @unsigned_sat_base_8bit(i8 %x) #0 {
; V4T-LABEL: unsigned_sat_base_8bit:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: lsl r1, r0, #24
; V4T-NEXT: asr r1, r1, #24
; V4T-NEXT: cmp r1, #31
; V4T-NEXT: movge r0, #31
; V4T-NEXT: lsl r1, r0, #24
; V4T-NEXT: asr r1, r1, #24
; V4T-NEXT: cmp r1, #0
; V4T-NEXT: movle r0, #0
; V4T-NEXT: bx lr
;
; V6-LABEL: unsigned_sat_base_8bit:
; V6: @ %bb.0: @ %entry
; V6-NEXT: sxtb r1, r0
; V6-NEXT: cmp r1, #31
; V6-NEXT: movge r0, #31
; V6-NEXT: sxtb r1, r0
; V6-NEXT: cmp r1, #0
; V6-NEXT: movle r0, #0
; V6-NEXT: bx lr
;
; V6T2-LABEL: unsigned_sat_base_8bit:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: sxtb r1, r0
; V6T2-NEXT: cmp r1, #31
; V6T2-NEXT: movge r0, #31
; V6T2-NEXT: sxtb r1, r0
; V6T2-NEXT: cmp r1, #0
; V6T2-NEXT: movle r0, #0
; V6T2-NEXT: bx lr
entry:
%0 = icmp slt i8 %x, 31
%saturateUp = select i1 %0, i8 %x, i8 31
%1 = icmp sgt i8 %saturateUp, 0
%saturateLow = select i1 %1, i8 %saturateUp, i8 0
ret i8 %saturateLow
}
;
; Tests where the conditionals that check for upper and lower bounds,
; or the < and > operators, are arranged in different ways. Only some
; of the possible combinations that lead to USAT are tested.
;
; x < 0 ? 0 : (x < k ? x : k)
define i32 @unsigned_sat_lower_upper_1(i32 %x) #0 {
; V4T-LABEL: unsigned_sat_lower_upper_1:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: ldr r1, .LCPI3_0
; V4T-NEXT: cmp r0, r1
; V4T-NEXT: movlt r1, r0
; V4T-NEXT: bic r0, r1, r1, asr #31
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI3_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: unsigned_sat_lower_upper_1:
; V6: @ %bb.0: @ %entry
; V6-NEXT: usat r0, #23, r0
; V6-NEXT: bx lr
;
; V6T2-LABEL: unsigned_sat_lower_upper_1:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: usat r0, #23, r0
; V6T2-NEXT: bx lr
entry:
%cmpUp = icmp slt i32 %x, 8388607
%saturateUp = select i1 %cmpUp, i32 %x, i32 8388607
%0 = icmp sgt i32 %saturateUp, 0
%saturateLow = select i1 %0, i32 %saturateUp, i32 0
ret i32 %saturateLow
}
; x > 0 ? (x > k ? k : x) : 0
define i32 @unsigned_sat_lower_upper_2(i32 %x) #0 {
; V4T-LABEL: unsigned_sat_lower_upper_2:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: ldr r1, .LCPI4_0
; V4T-NEXT: cmp r0, r1
; V4T-NEXT: movlt r1, r0
; V4T-NEXT: bic r0, r1, r1, asr #31
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI4_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: unsigned_sat_lower_upper_2:
; V6: @ %bb.0: @ %entry
; V6-NEXT: usat r0, #23, r0
; V6-NEXT: bx lr
;
; V6T2-LABEL: unsigned_sat_lower_upper_2:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: usat r0, #23, r0
; V6T2-NEXT: bx lr
entry:
%0 = icmp slt i32 %x, 8388607
%saturateUp = select i1 %0, i32 %x, i32 8388607
%1 = icmp sgt i32 %saturateUp, 0
%saturateLow = select i1 %1, i32 %saturateUp, i32 0
ret i32 %saturateLow
}
; x < k ? (x < 0 ? 0 : x) : k
define i32 @unsigned_sat_upper_lower_1(i32 %x) #0 {
; V4T-LABEL: unsigned_sat_upper_lower_1:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: bic r1, r0, r0, asr #31
; V4T-NEXT: ldr r0, .LCPI5_0
; V4T-NEXT: cmp r1, r0
; V4T-NEXT: movlt r0, r1
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI5_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: unsigned_sat_upper_lower_1:
; V6: @ %bb.0: @ %entry
; V6-NEXT: usat r0, #23, r0
; V6-NEXT: bx lr
;
; V6T2-LABEL: unsigned_sat_upper_lower_1:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: usat r0, #23, r0
; V6T2-NEXT: bx lr
entry:
%0 = icmp sgt i32 %x, 0
%saturateLow = select i1 %0, i32 %x, i32 0
%1 = icmp slt i32 %saturateLow, 8388607
%saturateUp = select i1 %1, i32 %saturateLow, i32 8388607
ret i32 %saturateUp
}
; x > k ? k : (x < 0 ? 0 : x)
define i32 @unsigned_sat_upper_lower_2(i32 %x) #0 {
; V4T-LABEL: unsigned_sat_upper_lower_2:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: bic r1, r0, r0, asr #31
; V4T-NEXT: ldr r0, .LCPI6_0
; V4T-NEXT: cmp r1, r0
; V4T-NEXT: movlt r0, r1
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI6_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: unsigned_sat_upper_lower_2:
; V6: @ %bb.0: @ %entry
; V6-NEXT: usat r0, #23, r0
; V6-NEXT: bx lr
;
; V6T2-LABEL: unsigned_sat_upper_lower_2:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: usat r0, #23, r0
; V6T2-NEXT: bx lr
entry:
%0 = icmp sgt i32 %x, 0
%saturateLow = select i1 %0, i32 %x, i32 0
%1 = icmp slt i32 %saturateLow, 8388607
%saturateUp = select i1 %1, i32 %saturateLow, i32 8388607
ret i32 %saturateUp
}
; k < x ? k : (x > 0 ? x : 0)
define i32 @unsigned_sat_upper_lower_3(i32 %x) #0 {
; V4T-LABEL: unsigned_sat_upper_lower_3:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: bic r1, r0, r0, asr #31
; V4T-NEXT: ldr r0, .LCPI7_0
; V4T-NEXT: cmp r1, r0
; V4T-NEXT: movlt r0, r1
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI7_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: unsigned_sat_upper_lower_3:
; V6: @ %bb.0: @ %entry
; V6-NEXT: usat r0, #23, r0
; V6-NEXT: bx lr
;
; V6T2-LABEL: unsigned_sat_upper_lower_3:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: usat r0, #23, r0
; V6T2-NEXT: bx lr
entry:
%cmpLow = icmp sgt i32 %x, 0
%saturateLow = select i1 %cmpLow, i32 %x, i32 0
%0 = icmp slt i32 %saturateLow, 8388607
%saturateUp = select i1 %0, i32 %saturateLow, i32 8388607
ret i32 %saturateUp
}
;
; The following tests check for patterns that should not transform
; into USAT but are similar enough that could confuse the selector.
;
; x > k ? k : (x > 0 ? 0 : x)
; First condition upper-saturates, second doesn't lower-saturate.
define i32 @no_unsigned_sat_missing_lower(i32 %x) #0 {
; V4T-LABEL: no_unsigned_sat_missing_lower:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: ldr r1, .LCPI8_0
; V4T-NEXT: cmp r0, #8388608
; V4T-NEXT: andlt r1, r0, r0, asr #31
; V4T-NEXT: mov r0, r1
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI8_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: no_unsigned_sat_missing_lower:
; V6: @ %bb.0: @ %entry
; V6-NEXT: ldr r1, .LCPI8_0
; V6-NEXT: cmp r0, #8388608
; V6-NEXT: andlt r1, r0, r0, asr #31
; V6-NEXT: mov r0, r1
; V6-NEXT: bx lr
; V6-NEXT: .p2align 2
; V6-NEXT: @ %bb.1:
; V6-NEXT: .LCPI8_0:
; V6-NEXT: .long 8388607 @ 0x7fffff
;
; V6T2-LABEL: no_unsigned_sat_missing_lower:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: and r1, r0, r0, asr #31
; V6T2-NEXT: cmp r0, #8388608
; V6T2-NEXT: movwge r1, #65535
; V6T2-NEXT: movtge r1, #127
; V6T2-NEXT: mov r0, r1
; V6T2-NEXT: bx lr
entry:
%cmpUp = icmp sgt i32 %x, 8388607
%0 = icmp slt i32 %x, 0
%saturateLow = select i1 %0, i32 %x, i32 0
%saturateUp = select i1 %cmpUp, i32 8388607, i32 %saturateLow
ret i32 %saturateUp
}
; x < k ? k : (x < 0 ? 0 : x)
; Second condition lower-saturates, first doesn't upper-saturate.
define i32 @no_unsigned_sat_missing_upper(i32 %x) #0 {
; V4T-LABEL: no_unsigned_sat_missing_upper:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: ldr r1, .LCPI9_0
; V4T-NEXT: cmp r0, r1
; V4T-NEXT: bicge r1, r0, r0, asr #31
; V4T-NEXT: mov r0, r1
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI9_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: no_unsigned_sat_missing_upper:
; V6: @ %bb.0: @ %entry
; V6-NEXT: ldr r1, .LCPI9_0
; V6-NEXT: cmp r0, r1
; V6-NEXT: bicge r1, r0, r0, asr #31
; V6-NEXT: mov r0, r1
; V6-NEXT: bx lr
; V6-NEXT: .p2align 2
; V6-NEXT: @ %bb.1:
; V6-NEXT: .LCPI9_0:
; V6-NEXT: .long 8388607 @ 0x7fffff
;
; V6T2-LABEL: no_unsigned_sat_missing_upper:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: movw r2, #65535
; V6T2-NEXT: bic r1, r0, r0, asr #31
; V6T2-NEXT: movt r2, #127
; V6T2-NEXT: cmp r0, r2
; V6T2-NEXT: movwlt r1, #65535
; V6T2-NEXT: movtlt r1, #127
; V6T2-NEXT: mov r0, r1
; V6T2-NEXT: bx lr
entry:
%cmpUp = icmp slt i32 %x, 8388607
%0 = icmp sgt i32 %x, 0
%saturateLow = select i1 %0, i32 %x, i32 0
%saturateUp = select i1 %cmpUp, i32 8388607, i32 %saturateLow
ret i32 %saturateUp
}
; Lower constant is different in the select and in the compare
define i32 @no_unsigned_sat_incorrect_constant(i32 %x) #0 {
; V4T-LABEL: no_unsigned_sat_incorrect_constant:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: orr r1, r0, r0, asr #31
; V4T-NEXT: ldr r0, .LCPI10_0
; V4T-NEXT: cmp r1, r0
; V4T-NEXT: movlt r0, r1
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI10_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: no_unsigned_sat_incorrect_constant:
; V6: @ %bb.0: @ %entry
; V6-NEXT: orr r1, r0, r0, asr #31
; V6-NEXT: ldr r0, .LCPI10_0
; V6-NEXT: cmp r1, r0
; V6-NEXT: movlt r0, r1
; V6-NEXT: bx lr
; V6-NEXT: .p2align 2
; V6-NEXT: @ %bb.1:
; V6-NEXT: .LCPI10_0:
; V6-NEXT: .long 8388607 @ 0x7fffff
;
; V6T2-LABEL: no_unsigned_sat_incorrect_constant:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: orr r1, r0, r0, asr #31
; V6T2-NEXT: movw r0, #65535
; V6T2-NEXT: movt r0, #127
; V6T2-NEXT: cmp r1, r0
; V6T2-NEXT: movlt r0, r1
; V6T2-NEXT: bx lr
entry:
%cmpLow.inv = icmp sgt i32 %x, -1
%saturateLow = select i1 %cmpLow.inv, i32 %x, i32 -1
%0 = icmp slt i32 %saturateLow, 8388607
%saturateUp = select i1 %0, i32 %saturateLow, i32 8388607
ret i32 %saturateUp
}
; The interval is [0, k] but k+1 is not a power of 2
define i32 @no_unsigned_sat_incorrect_constant2(i32 %x) #0 {
; V4T-LABEL: no_unsigned_sat_incorrect_constant2:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: bic r1, r0, r0, asr #31
; V4T-NEXT: mov r0, #1
; V4T-NEXT: orr r0, r0, #8388608
; V4T-NEXT: cmp r1, #8388608
; V4T-NEXT: movle r0, r1
; V4T-NEXT: bx lr
;
; V6-LABEL: no_unsigned_sat_incorrect_constant2:
; V6: @ %bb.0: @ %entry
; V6-NEXT: bic r1, r0, r0, asr #31
; V6-NEXT: mov r0, #1
; V6-NEXT: orr r0, r0, #8388608
; V6-NEXT: cmp r1, #8388608
; V6-NEXT: movle r0, r1
; V6-NEXT: bx lr
;
; V6T2-LABEL: no_unsigned_sat_incorrect_constant2:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: bic r1, r0, r0, asr #31
; V6T2-NEXT: movw r0, #1
; V6T2-NEXT: movt r0, #128
; V6T2-NEXT: cmp r1, #8388608
; V6T2-NEXT: movle r0, r1
; V6T2-NEXT: bx lr
entry:
%0 = icmp sgt i32 %x, 0
%saturateLow = select i1 %0, i32 %x, i32 0
%1 = icmp slt i32 %saturateLow, 8388609
%saturateUp = select i1 %1, i32 %saturateLow, i32 8388609
ret i32 %saturateUp
}
; The interval is not [0, k]
define i32 @no_unsigned_sat_incorrect_interval(i32 %x) #0 {
; V4T-LABEL: no_unsigned_sat_incorrect_interval:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: ldr r1, .LCPI12_0
; V4T-NEXT: cmn r0, #4
; V4T-NEXT: mvnle r0, #3
; V4T-NEXT: cmp r0, r1
; V4T-NEXT: movge r0, r1
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI12_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: no_unsigned_sat_incorrect_interval:
; V6: @ %bb.0: @ %entry
; V6-NEXT: ldr r1, .LCPI12_0
; V6-NEXT: cmn r0, #4
; V6-NEXT: mvnle r0, #3
; V6-NEXT: cmp r0, r1
; V6-NEXT: movge r0, r1
; V6-NEXT: bx lr
; V6-NEXT: .p2align 2
; V6-NEXT: @ %bb.1:
; V6-NEXT: .LCPI12_0:
; V6-NEXT: .long 8388607 @ 0x7fffff
;
; V6T2-LABEL: no_unsigned_sat_incorrect_interval:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: cmn r0, #4
; V6T2-NEXT: movw r1, #65535
; V6T2-NEXT: mvnle r0, #3
; V6T2-NEXT: movt r1, #127
; V6T2-NEXT: cmp r0, r1
; V6T2-NEXT: movge r0, r1
; V6T2-NEXT: bx lr
entry:
%0 = icmp sgt i32 %x, -4
%saturateLow = select i1 %0, i32 %x, i32 -4
%1 = icmp slt i32 %saturateLow, 8388607
%saturateUp = select i1 %1, i32 %saturateLow, i32 8388607
ret i32 %saturateUp
}
; The returned value (y) is not the same as the tested value (x).
define i32 @no_unsigned_sat_incorrect_return(i32 %x, i32 %y) #0 {
; V4T-LABEL: no_unsigned_sat_incorrect_return:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: cmp r0, #0
; V4T-NEXT: ldr r2, .LCPI13_0
; V4T-NEXT: movmi r1, #0
; V4T-NEXT: cmp r0, #8388608
; V4T-NEXT: movlt r2, r1
; V4T-NEXT: mov r0, r2
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI13_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: no_unsigned_sat_incorrect_return:
; V6: @ %bb.0: @ %entry
; V6-NEXT: cmp r0, #0
; V6-NEXT: ldr r2, .LCPI13_0
; V6-NEXT: movmi r1, #0
; V6-NEXT: cmp r0, #8388608
; V6-NEXT: movlt r2, r1
; V6-NEXT: mov r0, r2
; V6-NEXT: bx lr
; V6-NEXT: .p2align 2
; V6-NEXT: @ %bb.1:
; V6-NEXT: .LCPI13_0:
; V6-NEXT: .long 8388607 @ 0x7fffff
;
; V6T2-LABEL: no_unsigned_sat_incorrect_return:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: cmp r0, #0
; V6T2-NEXT: movwmi r1, #0
; V6T2-NEXT: cmp r0, #8388608
; V6T2-NEXT: movwge r1, #65535
; V6T2-NEXT: movtge r1, #127
; V6T2-NEXT: mov r0, r1
; V6T2-NEXT: bx lr
entry:
%cmpUp = icmp sgt i32 %x, 8388607
%cmpLow = icmp slt i32 %x, 0
%saturateLow = select i1 %cmpLow, i32 0, i32 %y
%saturateUp = select i1 %cmpUp, i32 8388607, i32 %saturateLow
ret i32 %saturateUp
}
; One of the values in a compare (y) is not the same as the rest
; of the compare and select values (x).
define i32 @no_unsigned_sat_incorrect_compare(i32 %x, i32 %y) #0 {
; V4T-LABEL: no_unsigned_sat_incorrect_compare:
; V4T: @ %bb.0: @ %entry
; V4T-NEXT: cmp r1, #0
; V4T-NEXT: mov r2, r0
; V4T-NEXT: movmi r2, #0
; V4T-NEXT: ldr r1, .LCPI14_0
; V4T-NEXT: cmp r0, #8388608
; V4T-NEXT: movlt r1, r2
; V4T-NEXT: mov r0, r1
; V4T-NEXT: bx lr
; V4T-NEXT: .p2align 2
; V4T-NEXT: @ %bb.1:
; V4T-NEXT: .LCPI14_0:
; V4T-NEXT: .long 8388607 @ 0x7fffff
;
; V6-LABEL: no_unsigned_sat_incorrect_compare:
; V6: @ %bb.0: @ %entry
; V6-NEXT: cmp r1, #0
; V6-NEXT: mov r2, r0
; V6-NEXT: movmi r2, #0
; V6-NEXT: ldr r1, .LCPI14_0
; V6-NEXT: cmp r0, #8388608
; V6-NEXT: movlt r1, r2
; V6-NEXT: mov r0, r1
; V6-NEXT: bx lr
; V6-NEXT: .p2align 2
; V6-NEXT: @ %bb.1:
; V6-NEXT: .LCPI14_0:
; V6-NEXT: .long 8388607 @ 0x7fffff
;
; V6T2-LABEL: no_unsigned_sat_incorrect_compare:
; V6T2: @ %bb.0: @ %entry
; V6T2-NEXT: cmp r1, #0
; V6T2-NEXT: mov r1, r0
; V6T2-NEXT: movwmi r1, #0
; V6T2-NEXT: cmp r0, #8388608
; V6T2-NEXT: movwge r1, #65535
; V6T2-NEXT: movtge r1, #127
; V6T2-NEXT: mov r0, r1
; V6T2-NEXT: bx lr
entry:
%cmpUp = icmp sgt i32 %x, 8388607
%cmpLow = icmp slt i32 %y, 0
%saturateLow = select i1 %cmpLow, i32 0, i32 %x
%saturateUp = select i1 %cmpUp, i32 8388607, i32 %saturateLow
ret i32 %saturateUp
}
|
