1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
# RUN: llc -march=riscv32 -x mir -run-pass=machine-outliner -simplify-mir -verify-machineinstrs < %s \
# RUN: | FileCheck -check-prefix=RV32I-MO %s
# RUN: llc -march=riscv64 -x mir -run-pass=machine-outliner -simplify-mir -verify-machineinstrs < %s \
# RUN: | FileCheck -check-prefix=RV64I-MO %s
--- |
; Cannot outline instructions with jump-table index operands
define i32 @foo(i32 %a, i32 %b) #0 { ret i32 0 }
...
---
name: foo
tracksRegLiveness: true
jumpTable:
kind: block-address
entries:
- id: 0
blocks: [ '%bb.0', '%bb.1', '%bb.2', '%bb.3' ]
body: |
bb.0:
liveins: $x10, $x11
; RV32I-MO-LABEL: name: foo
; RV32I-MO: $x5 = PseudoCALLReg {{.*}} @OUTLINED_FUNCTION_0
; RV32I-MO: $x12 = LUI target-flags(riscv-hi) %jump-table.0
; RV32I-MO: $x12 = ADDI $x12, target-flags(riscv-lo) %jump-table.0
;
; RV64I-MO-LABEL: name: foo
; RV64I-MO: $x5 = PseudoCALLReg {{.*}} @OUTLINED_FUNCTION_0
; RV64I-MO: $x12 = LUI target-flags(riscv-hi) %jump-table.0
; RV64I-MO: $x12 = ADDI $x12, target-flags(riscv-lo) %jump-table.0
$x11 = ORI $x11, 1023
$x12 = ADDI $x10, 17
$x11 = AND $x12, $x11
$x10 = SUB $x10, $x11
$x12 = LUI target-flags(riscv-hi) %jump-table.0
$x12 = ADDI $x12, target-flags(riscv-lo) %jump-table.0
PseudoBR %bb.3
bb.1:
liveins: $x10, $x11
$x11 = ORI $x11, 1023
$x12 = ADDI $x10, 17
$x11 = AND $x12, $x11
$x10 = SUB $x10, $x11
$x12 = LUI target-flags(riscv-hi) %jump-table.0
$x12 = ADDI $x12, target-flags(riscv-lo) %jump-table.0
PseudoBR %bb.3
bb.2:
liveins: $x10, $x11
$x11 = ORI $x11, 1023
$x12 = ADDI $x10, 17
$x11 = AND $x12, $x11
$x10 = SUB $x10, $x11
$x12 = LUI target-flags(riscv-hi) %jump-table.0
$x12 = ADDI $x12, target-flags(riscv-lo) %jump-table.0
PseudoBR %bb.3
bb.3:
PseudoRET
...
|
