1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
|
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
// RUN: %clang_cc1 -no-opaque-pointers -triple riscv64 -target-feature +experimental-zbp -emit-llvm %s -o - \
// RUN: | FileCheck %s -check-prefix=RV64ZBP
// RV64ZBP-LABEL: @grev(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i64 [[RS2:%.*]], i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i64, i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i64 @llvm.riscv.grev.i64(i64 [[TMP0]], i64 [[TMP1]])
// RV64ZBP-NEXT: ret i64 [[TMP2]]
//
long grev(long rs1, long rs2)
{
return __builtin_riscv_grev_64(rs1, rs2);
}
// RV64ZBP-LABEL: @grevi(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[I:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i32 13, i32* [[I]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = call i64 @llvm.riscv.grev.i64(i64 [[TMP0]], i64 13)
// RV64ZBP-NEXT: ret i64 [[TMP1]]
//
long grevi(long rs1)
{
const int i = 13;
return __builtin_riscv_grev_64(rs1, i);
}
// RV64ZBP-LABEL: @grevw(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i32 [[RS1:%.*]], i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: store i32 [[RS2:%.*]], i32* [[RS2_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i32, i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i32, i32* [[RS2_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i32 @llvm.riscv.grev.i32(i32 [[TMP0]], i32 [[TMP1]])
// RV64ZBP-NEXT: ret i32 [[TMP2]]
//
int grevw(int rs1, int rs2)
{
return __builtin_riscv_grev_32(rs1, rs2);
}
// RV64ZBP-LABEL: @greviw(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: [[I:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i32 [[RS1:%.*]], i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: store i32 13, i32* [[I]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i32, i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP1:%.*]] = call i32 @llvm.riscv.grev.i32(i32 [[TMP0]], i32 13)
// RV64ZBP-NEXT: ret i32 [[TMP1]]
//
int greviw(int rs1)
{
const int i = 13;
return __builtin_riscv_grev_32(rs1, i);
}
// RV64ZBP-LABEL: @gorc(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i64 [[RS2:%.*]], i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i64, i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i64 @llvm.riscv.gorc.i64(i64 [[TMP0]], i64 [[TMP1]])
// RV64ZBP-NEXT: ret i64 [[TMP2]]
//
long gorc(long rs1, long rs2)
{
return __builtin_riscv_gorc_64(rs1, rs2);
}
// RV64ZBP-LABEL: @gorci(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[I:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i32 13, i32* [[I]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = call i64 @llvm.riscv.gorc.i64(i64 [[TMP0]], i64 13)
// RV64ZBP-NEXT: ret i64 [[TMP1]]
//
long gorci(long rs1)
{
const int i = 13;
return __builtin_riscv_gorc_64(rs1, i);
}
// RV64ZBP-LABEL: @gorcw(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i32 [[RS1:%.*]], i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: store i32 [[RS2:%.*]], i32* [[RS2_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i32, i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i32, i32* [[RS2_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i32 @llvm.riscv.gorc.i32(i32 [[TMP0]], i32 [[TMP1]])
// RV64ZBP-NEXT: ret i32 [[TMP2]]
//
int gorcw(int rs1, int rs2)
{
return __builtin_riscv_gorc_32(rs1, rs2);
}
// RV64ZBP-LABEL: @gorciw(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: [[I:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i32 [[RS1:%.*]], i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: store i32 13, i32* [[I]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i32, i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP1:%.*]] = call i32 @llvm.riscv.gorc.i32(i32 [[TMP0]], i32 13)
// RV64ZBP-NEXT: ret i32 [[TMP1]]
//
int gorciw(int rs1)
{
const int i = 13;
return __builtin_riscv_gorc_32(rs1, i);
}
// RV64ZBP-LABEL: @shfl(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i64 [[RS2:%.*]], i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i64, i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i64 @llvm.riscv.shfl.i64(i64 [[TMP0]], i64 [[TMP1]])
// RV64ZBP-NEXT: ret i64 [[TMP2]]
//
long shfl(long rs1, long rs2)
{
return __builtin_riscv_shfl_64(rs1, rs2);
}
// RV64ZBP-LABEL: @shfli(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[I:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i32 13, i32* [[I]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = call i64 @llvm.riscv.shfl.i64(i64 [[TMP0]], i64 13)
// RV64ZBP-NEXT: ret i64 [[TMP1]]
//
long shfli(long rs1)
{
const int i = 13;
return __builtin_riscv_shfl_64(rs1, i);
}
// RV64ZBP-LABEL: @shflw(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i32 [[RS1:%.*]], i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: store i32 [[RS2:%.*]], i32* [[RS2_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i32, i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i32, i32* [[RS2_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i32 @llvm.riscv.shfl.i32(i32 [[TMP0]], i32 [[TMP1]])
// RV64ZBP-NEXT: ret i32 [[TMP2]]
//
int shflw(int rs1, int rs2)
{
return __builtin_riscv_shfl_32(rs1, rs2);
}
// RV64ZBP-LABEL: @shfli_NOw(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: [[I:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i32 [[RS1:%.*]], i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: store i32 13, i32* [[I]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i32, i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP1:%.*]] = call i32 @llvm.riscv.shfl.i32(i32 [[TMP0]], i32 13)
// RV64ZBP-NEXT: ret i32 [[TMP1]]
//
int shfli_NOw(int rs1)
{
const int i = 13;
return __builtin_riscv_shfl_32(rs1, i);
}
// RV64ZBP-LABEL: @unshfl(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i64 [[RS2:%.*]], i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i64, i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i64 @llvm.riscv.unshfl.i64(i64 [[TMP0]], i64 [[TMP1]])
// RV64ZBP-NEXT: ret i64 [[TMP2]]
//
long unshfl(long rs1, long rs2)
{
return __builtin_riscv_unshfl_64(rs1, rs2);
}
// RV64ZBP-LABEL: @unshfli(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[I:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i32 13, i32* [[I]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = call i64 @llvm.riscv.unshfl.i64(i64 [[TMP0]], i64 13)
// RV64ZBP-NEXT: ret i64 [[TMP1]]
//
long unshfli(long rs1)
{
const int i = 13;
return __builtin_riscv_unshfl_64(rs1, i);
}
// RV64ZBP-LABEL: @unshflw(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i32 [[RS1:%.*]], i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: store i32 [[RS2:%.*]], i32* [[RS2_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i32, i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i32, i32* [[RS2_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i32 @llvm.riscv.unshfl.i32(i32 [[TMP0]], i32 [[TMP1]])
// RV64ZBP-NEXT: ret i32 [[TMP2]]
//
int unshflw(int rs1, int rs2)
{
return __builtin_riscv_unshfl_32(rs1, rs2);
}
// RV64ZBP-LABEL: @unshfli_NOw(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: [[I:%.*]] = alloca i32, align 4
// RV64ZBP-NEXT: store i32 [[RS1:%.*]], i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: store i32 13, i32* [[I]], align 4
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i32, i32* [[RS1_ADDR]], align 4
// RV64ZBP-NEXT: [[TMP1:%.*]] = call i32 @llvm.riscv.unshfl.i32(i32 [[TMP0]], i32 13)
// RV64ZBP-NEXT: ret i32 [[TMP1]]
//
int unshfli_NOw(int rs1)
{
const int i = 13;
return __builtin_riscv_unshfl_32(rs1, i);
}
// RV64ZBP-LABEL: @xperm_n(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i64 [[RS2:%.*]], i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i64, i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i64 @llvm.riscv.xperm.n.i64(i64 [[TMP0]], i64 [[TMP1]])
// RV64ZBP-NEXT: ret i64 [[TMP2]]
//
long xperm_n(long rs1, long rs2)
{
return __builtin_riscv_xperm_n(rs1, rs2);
}
// RV64ZBP-LABEL: @xperm_b(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i64 [[RS2:%.*]], i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i64, i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i64 @llvm.riscv.xperm.b.i64(i64 [[TMP0]], i64 [[TMP1]])
// RV64ZBP-NEXT: ret i64 [[TMP2]]
//
long xperm_b(long rs1, long rs2)
{
return __builtin_riscv_xperm_b(rs1, rs2);
}
// RV64ZBP-LABEL: @xperm_h(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i64 [[RS2:%.*]], i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i64, i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i64 @llvm.riscv.xperm.h.i64(i64 [[TMP0]], i64 [[TMP1]])
// RV64ZBP-NEXT: ret i64 [[TMP2]]
//
long xperm_h(long rs1, long rs2)
{
return __builtin_riscv_xperm_h(rs1, rs2);
}
// RV64ZBP-LABEL: @xperm_w(
// RV64ZBP-NEXT: entry:
// RV64ZBP-NEXT: [[RS1_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: [[RS2_ADDR:%.*]] = alloca i64, align 8
// RV64ZBP-NEXT: store i64 [[RS1:%.*]], i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: store i64 [[RS2:%.*]], i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP0:%.*]] = load i64, i64* [[RS1_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP1:%.*]] = load i64, i64* [[RS2_ADDR]], align 8
// RV64ZBP-NEXT: [[TMP2:%.*]] = call i64 @llvm.riscv.xperm.w.i64(i64 [[TMP0]], i64 [[TMP1]])
// RV64ZBP-NEXT: ret i64 [[TMP2]]
//
long xperm_w(long rs1, long rs2)
{
return __builtin_riscv_xperm_w(rs1, rs2);
}
|
