1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
|
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
// RUN: %clang_cc1 -no-opaque-pointers -ffixed-point -triple arm64-unknown-linux-gnu -S -emit-llvm %s -o - | FileCheck %s --check-prefixes=CHECK,SIGNED
// RUN: %clang_cc1 -no-opaque-pointers -ffixed-point -triple arm64-unknown-linux-gnu -S -emit-llvm %s -o - -fpadding-on-unsigned-fixed-point | FileCheck %s --check-prefixes=CHECK,UNSIGNED
short _Fract sf;
long _Fract lf;
short _Accum sa;
long _Accum la;
unsigned short _Accum usa;
unsigned long _Accum ula;
_Sat short _Fract sf_sat;
_Sat long _Fract lf_sat;
_Sat short _Accum sa_sat;
_Sat long _Accum la_sat;
_Sat unsigned short _Accum usa_sat;
_Sat unsigned long _Accum ula_sat;
_Float16 h;
// CHECK-LABEL: @half_fix1(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// CHECK-NEXT: [[TMP1:%.*]] = fmul half [[TMP0]], 0xH5800
// CHECK-NEXT: [[TMP2:%.*]] = fptosi half [[TMP1]] to i8
// CHECK-NEXT: store i8 [[TMP2]], i8* @sf, align 1
// CHECK-NEXT: ret void
//
void half_fix1(void) {
sf = h;
}
// CHECK-LABEL: @half_fix2(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// CHECK-NEXT: [[TMP1:%.*]] = fpext half [[TMP0]] to float
// CHECK-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x41E0000000000000
// CHECK-NEXT: [[TMP3:%.*]] = fptosi float [[TMP2]] to i32
// CHECK-NEXT: store i32 [[TMP3]], i32* @lf, align 4
// CHECK-NEXT: ret void
//
void half_fix2(void) {
lf = h;
}
// CHECK-LABEL: @half_fix3(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// CHECK-NEXT: [[TMP1:%.*]] = fmul half [[TMP0]], 0xH5800
// CHECK-NEXT: [[TMP2:%.*]] = fptosi half [[TMP1]] to i16
// CHECK-NEXT: store i16 [[TMP2]], i16* @sa, align 2
// CHECK-NEXT: ret void
//
void half_fix3(void) {
sa = h;
}
// CHECK-LABEL: @half_fix4(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// CHECK-NEXT: [[TMP1:%.*]] = fpext half [[TMP0]] to float
// CHECK-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x41E0000000000000
// CHECK-NEXT: [[TMP3:%.*]] = fptosi float [[TMP2]] to i64
// CHECK-NEXT: store i64 [[TMP3]], i64* @la, align 8
// CHECK-NEXT: ret void
//
void half_fix4(void) {
la = h;
}
// SIGNED-LABEL: @half_fix5(
// SIGNED-NEXT: entry:
// SIGNED-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// SIGNED-NEXT: [[TMP1:%.*]] = fpext half [[TMP0]] to float
// SIGNED-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 2.560000e+02
// SIGNED-NEXT: [[TMP3:%.*]] = fptoui float [[TMP2]] to i16
// SIGNED-NEXT: store i16 [[TMP3]], i16* @usa, align 2
// SIGNED-NEXT: ret void
//
// UNSIGNED-LABEL: @half_fix5(
// UNSIGNED-NEXT: entry:
// UNSIGNED-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// UNSIGNED-NEXT: [[TMP1:%.*]] = fmul half [[TMP0]], 0xH5800
// UNSIGNED-NEXT: [[TMP2:%.*]] = fptosi half [[TMP1]] to i16
// UNSIGNED-NEXT: store i16 [[TMP2]], i16* @usa, align 2
// UNSIGNED-NEXT: ret void
//
void half_fix5(void) {
usa = h;
}
// SIGNED-LABEL: @half_fix6(
// SIGNED-NEXT: entry:
// SIGNED-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// SIGNED-NEXT: [[TMP1:%.*]] = fpext half [[TMP0]] to float
// SIGNED-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x41F0000000000000
// SIGNED-NEXT: [[TMP3:%.*]] = fptoui float [[TMP2]] to i64
// SIGNED-NEXT: store i64 [[TMP3]], i64* @ula, align 8
// SIGNED-NEXT: ret void
//
// UNSIGNED-LABEL: @half_fix6(
// UNSIGNED-NEXT: entry:
// UNSIGNED-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// UNSIGNED-NEXT: [[TMP1:%.*]] = fpext half [[TMP0]] to float
// UNSIGNED-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x41E0000000000000
// UNSIGNED-NEXT: [[TMP3:%.*]] = fptosi float [[TMP2]] to i64
// UNSIGNED-NEXT: store i64 [[TMP3]], i64* @ula, align 8
// UNSIGNED-NEXT: ret void
//
void half_fix6(void) {
ula = h;
}
// CHECK-LABEL: @half_sat1(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// CHECK-NEXT: [[TMP1:%.*]] = fmul half [[TMP0]], 0xH5800
// CHECK-NEXT: [[TMP2:%.*]] = call i8 @llvm.fptosi.sat.i8.f16(half [[TMP1]])
// CHECK-NEXT: store i8 [[TMP2]], i8* @sf_sat, align 1
// CHECK-NEXT: ret void
//
void half_sat1(void) {
sf_sat = h;
}
// CHECK-LABEL: @half_sat2(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// CHECK-NEXT: [[TMP1:%.*]] = fpext half [[TMP0]] to float
// CHECK-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x41E0000000000000
// CHECK-NEXT: [[TMP3:%.*]] = call i32 @llvm.fptosi.sat.i32.f32(float [[TMP2]])
// CHECK-NEXT: store i32 [[TMP3]], i32* @lf_sat, align 4
// CHECK-NEXT: ret void
//
void half_sat2(void) {
lf_sat = h;
}
// CHECK-LABEL: @half_sat3(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// CHECK-NEXT: [[TMP1:%.*]] = fmul half [[TMP0]], 0xH5800
// CHECK-NEXT: [[TMP2:%.*]] = call i16 @llvm.fptosi.sat.i16.f16(half [[TMP1]])
// CHECK-NEXT: store i16 [[TMP2]], i16* @sa_sat, align 2
// CHECK-NEXT: ret void
//
void half_sat3(void) {
sa_sat = h;
}
// CHECK-LABEL: @half_sat4(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// CHECK-NEXT: [[TMP1:%.*]] = fpext half [[TMP0]] to float
// CHECK-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x41E0000000000000
// CHECK-NEXT: [[TMP3:%.*]] = call i64 @llvm.fptosi.sat.i64.f32(float [[TMP2]])
// CHECK-NEXT: store i64 [[TMP3]], i64* @la_sat, align 8
// CHECK-NEXT: ret void
//
void half_sat4(void) {
la_sat = h;
}
// SIGNED-LABEL: @half_sat5(
// SIGNED-NEXT: entry:
// SIGNED-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// SIGNED-NEXT: [[TMP1:%.*]] = fpext half [[TMP0]] to float
// SIGNED-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 2.560000e+02
// SIGNED-NEXT: [[TMP3:%.*]] = call i16 @llvm.fptoui.sat.i16.f32(float [[TMP2]])
// SIGNED-NEXT: store i16 [[TMP3]], i16* @usa_sat, align 2
// SIGNED-NEXT: ret void
//
// UNSIGNED-LABEL: @half_sat5(
// UNSIGNED-NEXT: entry:
// UNSIGNED-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// UNSIGNED-NEXT: [[TMP1:%.*]] = fmul half [[TMP0]], 0xH5800
// UNSIGNED-NEXT: [[TMP2:%.*]] = call i16 @llvm.fptosi.sat.i16.f16(half [[TMP1]])
// UNSIGNED-NEXT: [[TMP3:%.*]] = icmp slt i16 [[TMP2]], 0
// UNSIGNED-NEXT: [[SATMIN:%.*]] = select i1 [[TMP3]], i16 0, i16 [[TMP2]]
// UNSIGNED-NEXT: store i16 [[SATMIN]], i16* @usa_sat, align 2
// UNSIGNED-NEXT: ret void
//
void half_sat5(void) {
usa_sat = h;
}
// SIGNED-LABEL: @half_sat6(
// SIGNED-NEXT: entry:
// SIGNED-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// SIGNED-NEXT: [[TMP1:%.*]] = fpext half [[TMP0]] to float
// SIGNED-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x41F0000000000000
// SIGNED-NEXT: [[TMP3:%.*]] = call i64 @llvm.fptoui.sat.i64.f32(float [[TMP2]])
// SIGNED-NEXT: store i64 [[TMP3]], i64* @ula_sat, align 8
// SIGNED-NEXT: ret void
//
// UNSIGNED-LABEL: @half_sat6(
// UNSIGNED-NEXT: entry:
// UNSIGNED-NEXT: [[TMP0:%.*]] = load half, half* @h, align 2
// UNSIGNED-NEXT: [[TMP1:%.*]] = fpext half [[TMP0]] to float
// UNSIGNED-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x41E0000000000000
// UNSIGNED-NEXT: [[TMP3:%.*]] = call i64 @llvm.fptosi.sat.i64.f32(float [[TMP2]])
// UNSIGNED-NEXT: [[TMP4:%.*]] = icmp slt i64 [[TMP3]], 0
// UNSIGNED-NEXT: [[SATMIN:%.*]] = select i1 [[TMP4]], i64 0, i64 [[TMP3]]
// UNSIGNED-NEXT: store i64 [[SATMIN]], i64* @ula_sat, align 8
// UNSIGNED-NEXT: ret void
//
void half_sat6(void) {
ula_sat = h;
}
// CHECK-LABEL: @fix_half1(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load i8, i8* @sf, align 1
// CHECK-NEXT: [[TMP1:%.*]] = sitofp i8 [[TMP0]] to half
// CHECK-NEXT: [[TMP2:%.*]] = fmul half [[TMP1]], 0xH2000
// CHECK-NEXT: store half [[TMP2]], half* @h, align 2
// CHECK-NEXT: ret void
//
void fix_half1(void) {
h = sf;
}
// CHECK-LABEL: @fix_half2(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load i32, i32* @lf, align 4
// CHECK-NEXT: [[TMP1:%.*]] = sitofp i32 [[TMP0]] to float
// CHECK-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x3E00000000000000
// CHECK-NEXT: [[TMP3:%.*]] = fptrunc float [[TMP2]] to half
// CHECK-NEXT: store half [[TMP3]], half* @h, align 2
// CHECK-NEXT: ret void
//
void fix_half2(void) {
h = lf;
}
// CHECK-LABEL: @fix_half3(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load i16, i16* @sa, align 2
// CHECK-NEXT: [[TMP1:%.*]] = sitofp i16 [[TMP0]] to half
// CHECK-NEXT: [[TMP2:%.*]] = fmul half [[TMP1]], 0xH2000
// CHECK-NEXT: store half [[TMP2]], half* @h, align 2
// CHECK-NEXT: ret void
//
void fix_half3(void) {
h = sa;
}
// CHECK-LABEL: @fix_half4(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = load i64, i64* @la, align 8
// CHECK-NEXT: [[TMP1:%.*]] = sitofp i64 [[TMP0]] to float
// CHECK-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x3E00000000000000
// CHECK-NEXT: [[TMP3:%.*]] = fptrunc float [[TMP2]] to half
// CHECK-NEXT: store half [[TMP3]], half* @h, align 2
// CHECK-NEXT: ret void
//
void fix_half4(void) {
h = la;
}
// SIGNED-LABEL: @fix_half5(
// SIGNED-NEXT: entry:
// SIGNED-NEXT: [[TMP0:%.*]] = load i16, i16* @usa, align 2
// SIGNED-NEXT: [[TMP1:%.*]] = uitofp i16 [[TMP0]] to float
// SIGNED-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 3.906250e-03
// SIGNED-NEXT: [[TMP3:%.*]] = fptrunc float [[TMP2]] to half
// SIGNED-NEXT: store half [[TMP3]], half* @h, align 2
// SIGNED-NEXT: ret void
//
// UNSIGNED-LABEL: @fix_half5(
// UNSIGNED-NEXT: entry:
// UNSIGNED-NEXT: [[TMP0:%.*]] = load i16, i16* @usa, align 2
// UNSIGNED-NEXT: [[TMP1:%.*]] = uitofp i16 [[TMP0]] to half
// UNSIGNED-NEXT: [[TMP2:%.*]] = fmul half [[TMP1]], 0xH2000
// UNSIGNED-NEXT: store half [[TMP2]], half* @h, align 2
// UNSIGNED-NEXT: ret void
//
void fix_half5(void) {
h = usa;
}
// SIGNED-LABEL: @fix_half6(
// SIGNED-NEXT: entry:
// SIGNED-NEXT: [[TMP0:%.*]] = load i64, i64* @ula, align 8
// SIGNED-NEXT: [[TMP1:%.*]] = uitofp i64 [[TMP0]] to float
// SIGNED-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x3DF0000000000000
// SIGNED-NEXT: [[TMP3:%.*]] = fptrunc float [[TMP2]] to half
// SIGNED-NEXT: store half [[TMP3]], half* @h, align 2
// SIGNED-NEXT: ret void
//
// UNSIGNED-LABEL: @fix_half6(
// UNSIGNED-NEXT: entry:
// UNSIGNED-NEXT: [[TMP0:%.*]] = load i64, i64* @ula, align 8
// UNSIGNED-NEXT: [[TMP1:%.*]] = uitofp i64 [[TMP0]] to float
// UNSIGNED-NEXT: [[TMP2:%.*]] = fmul float [[TMP1]], 0x3E00000000000000
// UNSIGNED-NEXT: [[TMP3:%.*]] = fptrunc float [[TMP2]] to half
// UNSIGNED-NEXT: store half [[TMP3]], half* @h, align 2
// UNSIGNED-NEXT: ret void
//
void fix_half6(void) {
h = ula;
}
|
