1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -o - -mtriple=aarch64 -run-pass=aarch64-prelegalizer-combiner %s | FileCheck %s
---
name: test_combine_consecutive
body: |
bb.1:
liveins: $w0, $w1
; CHECK-LABEL: name: test_combine_consecutive
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x s32>) = G_BUILD_VECTOR [[COPY]](s32), [[COPY1]](s32)
; CHECK: $x0 = COPY [[BUILD_VECTOR]](<2 x s32>)
%0:_(s32) = COPY $w0
%1:_(s32) = COPY $w1
%2:_(<2 x s32>) = G_IMPLICIT_DEF
%7:_(s32) = G_CONSTANT i32 0
%8:_(s32) = G_CONSTANT i32 1
%3:_(<2 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %7(s32)
%4:_(<2 x s32>) = G_INSERT_VECTOR_ELT %3, %1(s32), %8(s32)
$x0 = COPY %4
...
---
name: test_combine_diff_order
body: |
bb.1:
liveins: $w0, $w1
; CHECK-LABEL: name: test_combine_diff_order
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x s32>) = G_BUILD_VECTOR [[COPY1]](s32), [[COPY]](s32)
; CHECK: $x0 = COPY [[BUILD_VECTOR]](<2 x s32>)
%0:_(s32) = COPY $w0
%1:_(s32) = COPY $w1
%2:_(<2 x s32>) = G_IMPLICIT_DEF
%7:_(s32) = G_CONSTANT i32 1
%8:_(s32) = G_CONSTANT i32 0
%3:_(<2 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %7(s32)
%4:_(<2 x s32>) = G_INSERT_VECTOR_ELT %3, %1(s32), %8(s32)
$x0 = COPY %4
...
---
name: test_combine_insert_vec_build_vec_idx_1
body: |
bb.1:
liveins: $w0, $w1, $w2, $w3
; CHECK-LABEL: name: test_combine_insert_vec_build_vec_idx_1
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY $w2
; CHECK: [[COPY2:%[0-9]+]]:_(s32) = COPY $w3
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<4 x s32>) = G_BUILD_VECTOR [[COPY]](s32), [[COPY]](s32), [[COPY1]](s32), [[COPY2]](s32)
; CHECK: $q0 = COPY [[BUILD_VECTOR]](<4 x s32>)
%0:_(s32) = COPY $w0
%1:_(s32) = COPY $w1
%6:_(s32) = COPY $w2
%7:_(s32) = COPY $w3
%2:_(<4 x s32>) = G_BUILD_VECTOR %0, %1, %6, %7
%3:_(s32) = G_CONSTANT i32 1
%4:_(<4 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %3(s32)
$q0 = COPY %4
...
---
name: test_combine_insert_vec_build_vec_idx_oob
body: |
bb.1:
liveins: $w0, $w1, $w2, $w3
; CHECK-LABEL: name: test_combine_insert_vec_build_vec_idx_oob
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
; CHECK: [[COPY2:%[0-9]+]]:_(s32) = COPY $w2
; CHECK: [[COPY3:%[0-9]+]]:_(s32) = COPY $w3
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<4 x s32>) = G_BUILD_VECTOR [[COPY]](s32), [[COPY1]](s32), [[COPY2]](s32), [[COPY3]](s32)
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 4
; CHECK: [[IVEC:%[0-9]+]]:_(<4 x s32>) = G_INSERT_VECTOR_ELT [[BUILD_VECTOR]], [[COPY]](s32), [[C]](s32)
; CHECK: $q0 = COPY [[IVEC]](<4 x s32>)
%0:_(s32) = COPY $w0
%1:_(s32) = COPY $w1
%6:_(s32) = COPY $w2
%7:_(s32) = COPY $w3
%2:_(<4 x s32>) = G_BUILD_VECTOR %0, %1, %6, %7
%3:_(s32) = G_CONSTANT i32 4
%4:_(<4 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %3(s32)
$q0 = COPY %4
...
---
name: test_combine_insert_vec_build_vec_variable
body: |
bb.1:
liveins: $w0, $w1, $w2, $w3
; CHECK-LABEL: name: test_combine_insert_vec_build_vec_variable
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
; CHECK: [[COPY2:%[0-9]+]]:_(s32) = COPY $w2
; CHECK: [[COPY3:%[0-9]+]]:_(s32) = COPY $w3
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<4 x s32>) = G_BUILD_VECTOR [[COPY]](s32), [[COPY1]](s32), [[COPY2]](s32), [[COPY3]](s32)
; CHECK: [[IVEC:%[0-9]+]]:_(<4 x s32>) = G_INSERT_VECTOR_ELT [[BUILD_VECTOR]], [[COPY]](s32), [[COPY]](s32)
; CHECK: $q0 = COPY [[IVEC]](<4 x s32>)
%0:_(s32) = COPY $w0
%1:_(s32) = COPY $w1
%6:_(s32) = COPY $w2
%7:_(s32) = COPY $w3
%2:_(<4 x s32>) = G_BUILD_VECTOR %0, %1, %6, %7
%3:_(s32) = COPY %0
%4:_(<4 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %3(s32)
$q0 = COPY %4
...
---
name: test_combine_multiple_same_idx_1
body: |
bb.1:
liveins: $w0, $w1
; CHECK-LABEL: name: test_combine_multiple_same_idx_1
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x s32>) = G_BUILD_VECTOR [[COPY]](s32), [[COPY1]](s32)
; CHECK: $x0 = COPY [[BUILD_VECTOR]](<2 x s32>)
%0:_(s32) = COPY $w0
%1:_(s32) = COPY $w1
%2:_(<2 x s32>) = G_IMPLICIT_DEF
%7:_(s32) = G_CONSTANT i32 0
%8:_(s32) = G_CONSTANT i32 1
%3:_(<2 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %7(s32)
%4:_(<2 x s32>) = G_INSERT_VECTOR_ELT %3, %1(s32), %8(s32)
%5:_(<2 x s32>) = G_INSERT_VECTOR_ELT %4, %1(s32), %8(s32)
$x0 = COPY %5
...
---
name: test_combine_multiple_same_idx_2
body: |
bb.1:
liveins: $w0, $w1
; CHECK-LABEL: name: test_combine_multiple_same_idx_2
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w1
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x s32>) = G_BUILD_VECTOR [[COPY]](s32), [[COPY]](s32)
; CHECK: $x0 = COPY [[BUILD_VECTOR]](<2 x s32>)
%0:_(s32) = COPY $w0
%1:_(s32) = COPY $w1
%2:_(<2 x s32>) = G_IMPLICIT_DEF
%7:_(s32) = G_CONSTANT i32 0
%8:_(s32) = G_CONSTANT i32 1
%3:_(<2 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %7(s32)
%4:_(<2 x s32>) = G_INSERT_VECTOR_ELT %3, %1(s32), %7(s32)
%5:_(<2 x s32>) = G_INSERT_VECTOR_ELT %4, %1(s32), %8(s32)
$x0 = COPY %5
...
---
name: test_combine_missing_idx
body: |
bb.1:
liveins: $w0, $w1
; CHECK-LABEL: name: test_combine_missing_idx
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
; CHECK: [[DEF:%[0-9]+]]:_(s32) = G_IMPLICIT_DEF
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<4 x s32>) = G_BUILD_VECTOR [[COPY]](s32), [[DEF]](s32), [[COPY1]](s32), [[COPY]](s32)
; CHECK: $q0 = COPY [[BUILD_VECTOR]](<4 x s32>)
%0:_(s32) = COPY $w0
%1:_(s32) = COPY $w1
%2:_(<4 x s32>) = G_IMPLICIT_DEF
%7:_(s32) = G_CONSTANT i32 0
%8:_(s32) = G_CONSTANT i32 2
%9:_(s32) = G_CONSTANT i32 3
%10:_(<4 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %7(s32)
%11:_(<4 x s32>) = G_INSERT_VECTOR_ELT %10, %1(s32), %8(s32)
%12:_(<4 x s32>) = G_INSERT_VECTOR_ELT %11, %0(s32), %9(s32)
$q0 = COPY %12
...
|
