1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64-- -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
---
name: test_constant_vec_pool_v2f64
alignment: 4
legalized: true
regBankSelected: true
tracksRegLiveness: true
liveins:
- { reg: '$x0' }
frameInfo:
maxAlignment: 1
machineFunctionInfo: {}
body: |
bb.1:
liveins: $x0
; CHECK-LABEL: name: test_constant_vec_pool_v2f64
; CHECK: liveins: $x0
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[ADRP:%[0-9]+]]:gpr64common = ADRP target-flags(aarch64-page) %const.0
; CHECK: [[LDRQui:%[0-9]+]]:fpr128 = LDRQui [[ADRP]], target-flags(aarch64-pageoff, aarch64-nc) %const.0
; CHECK: STRQui [[LDRQui]], [[COPY]], 0 :: (store (<2 x s64>))
; CHECK: RET_ReallyLR
%0:gpr(p0) = COPY $x0
%3:fpr(s64) = G_FCONSTANT double 5.000000e-01
%2:fpr(s64) = G_FCONSTANT double 1.600000e+01
%1:fpr(<2 x s64>) = G_BUILD_VECTOR %2(s64), %3(s64)
G_STORE %1(<2 x s64>), %0(p0) :: (store (<2 x s64>))
RET_ReallyLR
...
---
name: test_constant_vec_pool_v4f32
alignment: 4
legalized: true
regBankSelected: true
tracksRegLiveness: true
liveins:
- { reg: '$x0' }
frameInfo:
maxAlignment: 1
body: |
bb.1:
liveins: $x0
; CHECK-LABEL: name: test_constant_vec_pool_v4f32
; CHECK: liveins: $x0
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[ADRP:%[0-9]+]]:gpr64common = ADRP target-flags(aarch64-page) %const.0
; CHECK: [[LDRQui:%[0-9]+]]:fpr128 = LDRQui [[ADRP]], target-flags(aarch64-pageoff, aarch64-nc) %const.0
; CHECK: STRQui [[LDRQui]], [[COPY]], 0 :: (store (<4 x s32>))
; CHECK: RET_ReallyLR
%0:gpr(p0) = COPY $x0
%3:fpr(s32) = G_FCONSTANT float 5.000000e-01
%2:fpr(s32) = G_FCONSTANT float 1.600000e+01
%1:fpr(<4 x s32>) = G_BUILD_VECTOR %2(s32), %3(s32), %3(s32), %3(s32)
G_STORE %1(<4 x s32>), %0(p0) :: (store (<4 x s32>))
RET_ReallyLR
...
---
name: test_constant_vec_pool_v2i64
alignment: 4
legalized: true
regBankSelected: true
tracksRegLiveness: true
liveins:
- { reg: '$x0' }
frameInfo:
maxAlignment: 1
body: |
bb.1:
liveins: $x0
; CHECK-LABEL: name: test_constant_vec_pool_v2i64
; CHECK: liveins: $x0
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[ADRP:%[0-9]+]]:gpr64common = ADRP target-flags(aarch64-page) %const.0
; CHECK: [[LDRQui:%[0-9]+]]:fpr128 = LDRQui [[ADRP]], target-flags(aarch64-pageoff, aarch64-nc) %const.0
; CHECK: STRQui [[LDRQui]], [[COPY]], 0 :: (store (<2 x s64>))
; CHECK: RET_ReallyLR
%0:gpr(p0) = COPY $x0
%3:gpr(s64) = G_CONSTANT i64 67839
%2:gpr(s64) = G_CONSTANT i64 12375
%1:fpr(<2 x s64>) = G_BUILD_VECTOR %2(s64), %3(s64)
G_STORE %1(<2 x s64>), %0(p0) :: (store (<2 x s64>))
RET_ReallyLR
...
---
name: test_constant_vec_pool_v4i32
alignment: 4
legalized: true
regBankSelected: true
tracksRegLiveness: true
liveins:
- { reg: '$x0' }
frameInfo:
maxAlignment: 1
body: |
bb.1:
liveins: $x0
; CHECK-LABEL: name: test_constant_vec_pool_v4i32
; CHECK: liveins: $x0
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[ADRP:%[0-9]+]]:gpr64common = ADRP target-flags(aarch64-page) %const.0
; CHECK: [[LDRQui:%[0-9]+]]:fpr128 = LDRQui [[ADRP]], target-flags(aarch64-pageoff, aarch64-nc) %const.0
; CHECK: STRQui [[LDRQui]], [[COPY]], 0 :: (store (<4 x s32>))
; CHECK: RET_ReallyLR
%0:gpr(p0) = COPY $x0
%3:gpr(s32) = G_CONSTANT i32 67839
%2:gpr(s32) = G_CONSTANT i32 12375
%1:fpr(<4 x s32>) = G_BUILD_VECTOR %2(s32), %3(s32), %2(s32), %3(s32)
G_STORE %1(<4 x s32>), %0(p0) :: (store (<4 x s32>))
RET_ReallyLR
...
---
name: test_constant_vec_pool_v2i32
alignment: 4
legalized: true
regBankSelected: true
tracksRegLiveness: true
liveins:
- { reg: '$x0' }
frameInfo:
maxAlignment: 1
body: |
bb.1:
liveins: $x0
; CHECK-LABEL: name: test_constant_vec_pool_v2i32
; CHECK: liveins: $x0
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[ADRP:%[0-9]+]]:gpr64common = ADRP target-flags(aarch64-page) %const.0
; CHECK: [[LDRDui:%[0-9]+]]:fpr64 = LDRDui [[ADRP]], target-flags(aarch64-pageoff, aarch64-nc) %const.0
; CHECK: STRDui [[LDRDui]], [[COPY]], 0 :: (store (<2 x s32>))
; CHECK: RET_ReallyLR
%0:gpr(p0) = COPY $x0
%3:gpr(s32) = G_CONSTANT i32 67839
%2:gpr(s32) = G_CONSTANT i32 12375
%1:fpr(<2 x s32>) = G_BUILD_VECTOR %2(s32), %3(s32)
G_STORE %1(<2 x s32>), %0(p0) :: (store (<2 x s32>))
RET_ReallyLR
...
|
