1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=aarch64-apple-ios -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s -check-prefix=CHECK
---
name: ptr_add
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x0
; CHECK-LABEL: name: ptr_add
; CHECK: [[COPY:%[0-9]+]]:gpr64 = COPY $x0
; CHECK: [[COPY1:%[0-9]+]]:gpr64common = COPY [[COPY]]
; CHECK: [[ADDXri:%[0-9]+]]:gpr64sp = ADDXri [[COPY1]], 42, 0
; CHECK: $x0 = COPY [[ADDXri]]
%0:gpr(p0) = COPY $x0
%1:gpr(s64) = G_CONSTANT i64 42
%2:gpr(p0) = G_PTR_ADD %0, %1(s64)
$x0 = COPY %2(p0)
...
---
name: ptr_add_no_constant
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x0, $x1
; CHECK-LABEL: name: ptr_add_no_constant
; CHECK: [[COPY:%[0-9]+]]:gpr64 = COPY $x0
; CHECK: [[COPY1:%[0-9]+]]:gpr64 = COPY $x1
; CHECK: [[ADDXrr:%[0-9]+]]:gpr64 = ADDXrr [[COPY]], [[COPY1]]
; CHECK: $x0 = COPY [[ADDXrr]]
%0:gpr(p0) = COPY $x0
%1:gpr(s64) = COPY $x1
%2:gpr(p0) = G_PTR_ADD %0, %1(s64)
$x0 = COPY %2(p0)
...
---
name: ptr_add_bad_imm
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x0, $x1
; CHECK-LABEL: name: ptr_add_bad_imm
; CHECK: [[COPY:%[0-9]+]]:gpr64 = COPY $x0
; CHECK: [[MOVi32imm:%[0-9]+]]:gpr32 = MOVi32imm 10000
; CHECK: [[SUBREG_TO_REG:%[0-9]+]]:gpr64 = SUBREG_TO_REG 0, [[MOVi32imm]], %subreg.sub_32
; CHECK: [[ADDXrr:%[0-9]+]]:gpr64 = ADDXrr [[COPY]], [[SUBREG_TO_REG]]
; CHECK: $x0 = COPY [[ADDXrr]]
%0:gpr(p0) = COPY $x0
%1:gpr(s64) = G_CONSTANT i64 10000
%2:gpr(p0) = G_PTR_ADD %0, %1(s64)
$x0 = COPY %2(p0)
...
---
name: ptr_add_vec
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $q0, $q1
; CHECK-LABEL: name: ptr_add_vec
; CHECK: [[COPY:%[0-9]+]]:fpr128 = COPY $q0
; CHECK: [[COPY1:%[0-9]+]]:fpr128 = COPY $q1
; CHECK: [[ADDv2i64_:%[0-9]+]]:fpr128 = ADDv2i64 [[COPY]], [[COPY1]]
; CHECK: $q0 = COPY [[ADDv2i64_]]
%0:fpr(<2 x p0>) = COPY $q0
%1:fpr(<2 x s64>) = COPY $q1
%3:fpr(<2 x p0>) = G_PTR_ADD %0, %1(<2 x s64>)
$q0 = COPY %3(<2 x p0>)
...
---
name: ptr_add_neg_imm
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x0
; CHECK-LABEL: name: ptr_add_neg_imm
; CHECK: [[COPY:%[0-9]+]]:gpr64 = COPY $x0
; CHECK: [[COPY1:%[0-9]+]]:gpr64common = COPY [[COPY]]
; CHECK: [[SUBSXri:%[0-9]+]]:gpr64 = SUBSXri [[COPY1]], 10, 0, implicit-def $nzcv
; CHECK: $x0 = COPY [[SUBSXri]]
%0:gpr(p0) = COPY $x0
%1:gpr(s64) = G_CONSTANT i64 -10
%2:gpr(p0) = G_PTR_ADD %0, %1(s64)
$x0 = COPY %2(p0)
...
---
name: ptr_add_arith_extended
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x0
; CHECK-LABEL: name: ptr_add_arith_extended
; CHECK: %reg0:gpr32 = COPY $w0
; CHECK: %ptr:gpr64 = COPY $x1
; CHECK: [[COPY:%[0-9]+]]:gpr64common = COPY %ptr
; CHECK: %ptr_add:gpr64sp = ADDXrx [[COPY]], %reg0, 18
; CHECK: $x0 = COPY %ptr_add
%reg0:gpr(s32) = COPY $w0
%ptr:gpr(p0) = COPY $x1
%ext:gpr(s64) = G_ZEXT %reg0(s32)
%cst:gpr(s64) = G_CONSTANT i64 2
%shift:gpr(s64) = G_SHL %ext, %cst(s64)
%ptr_add:gpr(p0) = G_PTR_ADD %ptr, %shift(s64)
$x0 = COPY %ptr_add(p0)
...
---
name: ptr_add_negated_reg
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x0, $x1
; CHECK-LABEL: name: ptr_add_negated_reg
; CHECK: [[COPY:%[0-9]+]]:gpr64 = COPY $x0
; CHECK: %src:gpr64 = COPY $x1
; CHECK: [[SUBSXrr:%[0-9]+]]:gpr64 = SUBSXrr [[COPY]], %src, implicit-def $nzcv
; CHECK: $x0 = COPY [[SUBSXrr]]
%0:gpr(p0) = COPY $x0
%src:gpr(s64) = COPY $x1
%1:gpr(s64) = G_CONSTANT i64 0
%neg:gpr(s64) = G_SUB %1, %src
%2:gpr(p0) = G_PTR_ADD %0, %neg(s64)
$x0 = COPY %2(p0)
...
|