1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sme -verify-machineinstrs < %s | FileCheck %s
define void @st1b(<vscale x 16 x i1> %pg, ptr %ptr, i32 %sliceidx) {
; CHECK-LABEL: st1b:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, w1
; CHECK-NEXT: mov w13, wzr
; CHECK-NEXT: st1b {za0h.b[w12, 15]}, p0, [x0]
; CHECK-NEXT: st1b {za0v.b[w13, 0]}, p0, [x0]
; CHECK-NEXT: ret
%tileslice = add i32 %sliceidx, 15
call void @llvm.aarch64.sme.st1b.horiz(<vscale x 16 x i1> %pg, ptr %ptr, i64 0, i32 %tileslice)
call void @llvm.aarch64.sme.st1b.vert(<vscale x 16 x i1> %pg, ptr %ptr, i64 0, i32 0)
ret void;
}
define void @st1b_with_addr_offset(<vscale x 16 x i1> %pg, ptr %ptr, i64 %index, i32 %sliceidx) {
; CHECK-LABEL: st1b_with_addr_offset:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, wzr
; CHECK-NEXT: mov w13, w2
; CHECK-NEXT: st1b {za0h.b[w12, 0]}, p0, [x0, x1]
; CHECK-NEXT: st1b {za0v.b[w13, 15]}, p0, [x0, x1]
; CHECK-NEXT: ret
%base = getelementptr i8, ptr %ptr, i64 %index
%tileslice = add i32 %sliceidx, 15
call void @llvm.aarch64.sme.st1b.horiz(<vscale x 16 x i1> %pg, ptr %base, i64 0, i32 0)
call void @llvm.aarch64.sme.st1b.vert(<vscale x 16 x i1> %pg, ptr %base, i64 0, i32 %tileslice)
ret void;
}
define void @st1h(<vscale x 8 x i1> %pg, ptr %ptr, i32 %sliceidx) {
; CHECK-LABEL: st1h:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, w1
; CHECK-NEXT: mov w13, wzr
; CHECK-NEXT: st1h {za0h.h[w12, 7]}, p0, [x0]
; CHECK-NEXT: st1h {za1h.h[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1h {za0v.h[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1h {za1v.h[w12, 7]}, p0, [x0]
; CHECK-NEXT: ret
%tileslice = add i32 %sliceidx, 7
call void @llvm.aarch64.sme.st1h.horiz(<vscale x 8 x i1> %pg, ptr %ptr, i64 0, i32 %tileslice)
call void @llvm.aarch64.sme.st1h.horiz(<vscale x 8 x i1> %pg, ptr %ptr, i64 1, i32 0)
call void @llvm.aarch64.sme.st1h.vert(<vscale x 8 x i1> %pg, ptr %ptr, i64 0, i32 0)
call void @llvm.aarch64.sme.st1h.vert(<vscale x 8 x i1> %pg, ptr %ptr, i64 1, i32 %tileslice)
ret void;
}
define void @st1h_with_addr_offset(<vscale x 8 x i1> %pg, ptr %ptr, i64 %index, i32 %sliceidx) {
; CHECK-LABEL: st1h_with_addr_offset:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, w2
; CHECK-NEXT: mov w13, wzr
; CHECK-NEXT: st1h {za0h.h[w12, 7]}, p0, [x0, x1, lsl #1]
; CHECK-NEXT: st1h {za1v.h[w13, 0]}, p0, [x0, x1, lsl #1]
; CHECK-NEXT: ret
%base = getelementptr i16, ptr %ptr, i64 %index
%tileslice = add i32 %sliceidx, 7
call void @llvm.aarch64.sme.st1h.horiz(<vscale x 8 x i1> %pg, ptr %base, i64 0, i32 %tileslice)
call void @llvm.aarch64.sme.st1h.vert(<vscale x 8 x i1> %pg, ptr %base, i64 1, i32 0)
ret void;
}
define void @st1w(<vscale x 4 x i1> %pg, ptr %ptr, i32 %sliceidx) {
; CHECK-LABEL: st1w:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w13, wzr
; CHECK-NEXT: mov w12, w1
; CHECK-NEXT: st1w {za0h.s[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1w {za1h.s[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1w {za2h.s[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1w {za3h.s[w12, 3]}, p0, [x0]
; CHECK-NEXT: st1w {za0v.s[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1w {za1v.s[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1w {za2v.s[w12, 3]}, p0, [x0]
; CHECK-NEXT: st1w {za3v.s[w13, 0]}, p0, [x0]
; CHECK-NEXT: ret
%tileslice = add i32 %sliceidx, 3
call void @llvm.aarch64.sme.st1w.horiz(<vscale x 4 x i1> %pg, ptr %ptr, i64 0, i32 0)
call void @llvm.aarch64.sme.st1w.horiz(<vscale x 4 x i1> %pg, ptr %ptr, i64 1, i32 0)
call void @llvm.aarch64.sme.st1w.horiz(<vscale x 4 x i1> %pg, ptr %ptr, i64 2, i32 0)
call void @llvm.aarch64.sme.st1w.horiz(<vscale x 4 x i1> %pg, ptr %ptr, i64 3, i32 %tileslice)
call void @llvm.aarch64.sme.st1w.vert(<vscale x 4 x i1> %pg, ptr %ptr, i64 0, i32 0)
call void @llvm.aarch64.sme.st1w.vert(<vscale x 4 x i1> %pg, ptr %ptr, i64 1, i32 0)
call void @llvm.aarch64.sme.st1w.vert(<vscale x 4 x i1> %pg, ptr %ptr, i64 2, i32 %tileslice)
call void @llvm.aarch64.sme.st1w.vert(<vscale x 4 x i1> %pg, ptr %ptr, i64 3, i32 0)
ret void;
}
define void @st1w_with_addr_offset(<vscale x 4 x i1> %pg, ptr %ptr, i64 %index, i32 %sliceidx) {
; CHECK-LABEL: st1w_with_addr_offset:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, wzr
; CHECK-NEXT: mov w13, w2
; CHECK-NEXT: st1w {za0h.s[w12, 0]}, p0, [x0, x1, lsl #2]
; CHECK-NEXT: st1w {za3v.s[w13, 3]}, p0, [x0, x1, lsl #2]
; CHECK-NEXT: ret
%base = getelementptr i32, ptr %ptr, i64 %index
%tileslice = add i32 %sliceidx, 3
call void @llvm.aarch64.sme.st1w.horiz(<vscale x 4 x i1> %pg, ptr %base, i64 0, i32 0)
call void @llvm.aarch64.sme.st1w.vert(<vscale x 4 x i1> %pg, ptr %base, i64 3, i32 %tileslice)
ret void;
}
define void @st1d(<vscale x 2 x i1> %pg, ptr %ptr, i32 %sliceidx) {
; CHECK-LABEL: st1d:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w13, wzr
; CHECK-NEXT: mov w12, w1
; CHECK-NEXT: st1d {za0h.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za1h.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za2h.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za3h.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za4h.d[w12, 1]}, p0, [x0]
; CHECK-NEXT: st1d {za5h.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za6h.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za7h.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za0v.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za1v.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za2v.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za3v.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za4v.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za5v.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za6v.d[w13, 0]}, p0, [x0]
; CHECK-NEXT: st1d {za7v.d[w12, 1]}, p0, [x0]
; CHECK-NEXT: ret
%tileslice = add i32 %sliceidx, 1
call void @llvm.aarch64.sme.st1d.horiz(<vscale x 2 x i1> %pg, ptr %ptr, i64 0, i32 0)
call void @llvm.aarch64.sme.st1d.horiz(<vscale x 2 x i1> %pg, ptr %ptr, i64 1, i32 0)
call void @llvm.aarch64.sme.st1d.horiz(<vscale x 2 x i1> %pg, ptr %ptr, i64 2, i32 0)
call void @llvm.aarch64.sme.st1d.horiz(<vscale x 2 x i1> %pg, ptr %ptr, i64 3, i32 0)
call void @llvm.aarch64.sme.st1d.horiz(<vscale x 2 x i1> %pg, ptr %ptr, i64 4, i32 %tileslice)
call void @llvm.aarch64.sme.st1d.horiz(<vscale x 2 x i1> %pg, ptr %ptr, i64 5, i32 0)
call void @llvm.aarch64.sme.st1d.horiz(<vscale x 2 x i1> %pg, ptr %ptr, i64 6, i32 0)
call void @llvm.aarch64.sme.st1d.horiz(<vscale x 2 x i1> %pg, ptr %ptr, i64 7, i32 0)
call void @llvm.aarch64.sme.st1d.vert(<vscale x 2 x i1> %pg, ptr %ptr, i64 0, i32 0)
call void @llvm.aarch64.sme.st1d.vert(<vscale x 2 x i1> %pg, ptr %ptr, i64 1, i32 0)
call void @llvm.aarch64.sme.st1d.vert(<vscale x 2 x i1> %pg, ptr %ptr, i64 2, i32 0)
call void @llvm.aarch64.sme.st1d.vert(<vscale x 2 x i1> %pg, ptr %ptr, i64 3, i32 0)
call void @llvm.aarch64.sme.st1d.vert(<vscale x 2 x i1> %pg, ptr %ptr, i64 4, i32 0)
call void @llvm.aarch64.sme.st1d.vert(<vscale x 2 x i1> %pg, ptr %ptr, i64 5, i32 0)
call void @llvm.aarch64.sme.st1d.vert(<vscale x 2 x i1> %pg, ptr %ptr, i64 6, i32 0)
call void @llvm.aarch64.sme.st1d.vert(<vscale x 2 x i1> %pg, ptr %ptr, i64 7, i32 %tileslice)
ret void;
}
define void @st1d_with_addr_offset(<vscale x 2 x i1> %pg, ptr %ptr, i64 %index, i32 %sliceidx) {
; CHECK-LABEL: st1d_with_addr_offset:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, w2
; CHECK-NEXT: mov w13, wzr
; CHECK-NEXT: st1d {za0h.d[w12, 1]}, p0, [x0, x1, lsl #3]
; CHECK-NEXT: st1d {za7v.d[w13, 0]}, p0, [x0, x1, lsl #3]
; CHECK-NEXT: ret
%base = getelementptr i64, ptr %ptr, i64 %index
%tileslice = add i32 %sliceidx, 1
call void @llvm.aarch64.sme.st1d.horiz(<vscale x 2 x i1> %pg, ptr %base, i64 0, i32 %tileslice)
call void @llvm.aarch64.sme.st1d.vert(<vscale x 2 x i1> %pg, ptr %base, i64 7, i32 0)
ret void;
}
define void @st1q(<vscale x 1 x i1> %pg, ptr %ptr) {
; CHECK-LABEL: st1q:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, wzr
; CHECK-NEXT: st1q {za0h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za1h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za2h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za3h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za4h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za5h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za6h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za7h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za8h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za9h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za10h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za11h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za12h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za13h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za14h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za15h.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za0v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za1v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za2v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za3v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za4v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za5v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za6v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za7v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za8v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za9v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za10v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za11v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za12v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za13v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za14v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: st1q {za15v.q[w12, 0]}, p0, [x0]
; CHECK-NEXT: ret
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 0, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 1, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 2, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 3, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 4, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 5, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 6, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 7, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 8, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 9, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 10, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 11, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 12, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 13, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 14, i32 0)
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %ptr, i64 15, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 0, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 1, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 2, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 3, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 4, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 5, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 6, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 7, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 8, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 9, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 10, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 11, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 12, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 13, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 14, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %ptr, i64 15, i32 0)
ret void;
}
define void @st1q_with_addr_offset(<vscale x 1 x i1> %pg, ptr %ptr, i64 %index) {
; CHECK-LABEL: st1q_with_addr_offset:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, wzr
; CHECK-NEXT: st1q {za0h.q[w12, 0]}, p0, [x0, x1, lsl #4]
; CHECK-NEXT: st1q {za15v.q[w12, 0]}, p0, [x0, x1, lsl #4]
; CHECK-NEXT: ret
%base = getelementptr i128, ptr %ptr, i64 %index
call void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1> %pg, ptr %base, i64 0, i32 0)
call void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1> %pg, ptr %base, i64 15, i32 0)
ret void;
}
define void @str(ptr %ptr) {
; CHECK-LABEL: str:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, wzr
; CHECK-NEXT: str za[w12, 0], [x0]
; CHECK-NEXT: ret
call void @llvm.aarch64.sme.str(i32 0, ptr %ptr)
ret void;
}
define void @str_with_off_15(ptr %ptr) {
; CHECK-LABEL: str_with_off_15:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, wzr
; CHECK-NEXT: add x8, x0, #15
; CHECK-NEXT: str za[w12, 0], [x8]
; CHECK-NEXT: ret
%base = getelementptr i8, ptr %ptr, i64 15
call void @llvm.aarch64.sme.str(i32 0, ptr %base)
ret void;
}
define void @str_with_off_15mulvl(ptr %ptr) {
; CHECK-LABEL: str_with_off_15mulvl:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, wzr
; CHECK-NEXT: str za[w12, 0], [x0, #15, mul vl]
; CHECK-NEXT: ret
%vscale = call i64 @llvm.vscale.i64()
%mulvl = mul i64 %vscale, 240
%base = getelementptr i8, ptr %ptr, i64 %mulvl
call void @llvm.aarch64.sme.str(i32 0, ptr %base)
ret void;
}
define void @str_with_off_16mulvl(ptr %ptr) {
; CHECK-LABEL: str_with_off_16mulvl:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w12, wzr
; CHECK-NEXT: addvl x8, x0, #16
; CHECK-NEXT: str za[w12, 0], [x8]
; CHECK-NEXT: ret
%vscale = call i64 @llvm.vscale.i64()
%mulvl = mul i64 %vscale, 256
%base = getelementptr i8, ptr %ptr, i64 %mulvl
call void @llvm.aarch64.sme.str(i32 0, ptr %base)
ret void;
}
; Ensure that the tile offset is sunk, given that this is likely to be an 'add'
; that's decomposed into a base + offset in ISel.
define void @test_sink_tile0_offset_operand(<vscale x 4 x i1> %pg, ptr %src, i32 %base, i32 %N) {
; CHECK-LABEL: test_sink_tile0_offset_operand:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: mov w12, w1
; CHECK-NEXT: .LBB14_1: // %for.body
; CHECK-NEXT: // =>This Inner Loop Header: Depth=1
; CHECK-NEXT: st1w {za0h.s[w12, 0]}, p0, [x0]
; CHECK-NEXT: subs w2, w2, #1
; CHECK-NEXT: st1w {za0h.s[w12, 1]}, p0, [x0]
; CHECK-NEXT: st1w {za0h.s[w12, 2]}, p0, [x0]
; CHECK-NEXT: b.ne .LBB14_1
; CHECK-NEXT: // %bb.2: // %exit
; CHECK-NEXT: ret
entry:
%add0 = add i32 %base, 1
%add1 = add i32 %base, 2
br label %for.body
for.body:
%i = phi i32 [ 0, %entry ], [ %inc, %for.body ]
tail call void @llvm.aarch64.sme.st1w.horiz(<vscale x 4 x i1> %pg, ptr %src, i64 0, i32 %base)
tail call void @llvm.aarch64.sme.st1w.horiz(<vscale x 4 x i1> %pg, ptr %src, i64 0, i32 %add0)
tail call void @llvm.aarch64.sme.st1w.horiz(<vscale x 4 x i1> %pg, ptr %src, i64 0, i32 %add1)
%inc = add nuw nsw i32 %i, 1
%exitcond.not = icmp eq i32 %inc, %N
br i1 %exitcond.not, label %exit, label %for.body
exit:
ret void
}
declare void @llvm.aarch64.sme.st1b.horiz(<vscale x 16 x i1>, ptr, i64, i32)
declare void @llvm.aarch64.sme.st1h.horiz(<vscale x 8 x i1>, ptr, i64, i32)
declare void @llvm.aarch64.sme.st1w.horiz(<vscale x 4 x i1>, ptr, i64, i32)
declare void @llvm.aarch64.sme.st1d.horiz(<vscale x 2 x i1>, ptr, i64, i32)
declare void @llvm.aarch64.sme.st1q.horiz(<vscale x 1 x i1>, ptr, i64, i32)
declare void @llvm.aarch64.sme.st1b.vert(<vscale x 16 x i1>, ptr, i64, i32)
declare void @llvm.aarch64.sme.st1h.vert(<vscale x 8 x i1>, ptr, i64, i32)
declare void @llvm.aarch64.sme.st1w.vert(<vscale x 4 x i1>, ptr, i64, i32)
declare void @llvm.aarch64.sme.st1d.vert(<vscale x 2 x i1>, ptr, i64, i32)
declare void @llvm.aarch64.sme.st1q.vert(<vscale x 1 x i1>, ptr, i64, i32)
declare void @llvm.aarch64.sme.str(i32, ptr)
declare i64 @llvm.vscale.i64()
|
