1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-unknown-linux-gnu < %s | FileCheck %s
define i16 @fold_srem_1_i16(i16 %x) {
; CHECK-LABEL: fold_srem_1_i16:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w0, wzr
; CHECK-NEXT: ret
%1 = srem i16 %x, 1
ret i16 %1
}
define i32 @fold_srem_1_i32(i32 %x) {
; CHECK-LABEL: fold_srem_1_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w0, wzr
; CHECK-NEXT: ret
%1 = srem i32 %x, 1
ret i32 %1
}
define i64 @fold_srem_1_i64(i64 %x) {
; CHECK-LABEL: fold_srem_1_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x0, xzr
; CHECK-NEXT: ret
%1 = srem i64 %x, 1
ret i64 %1
}
define i16 @fold_srem_2_i16(i16 %x) {
; CHECK-LABEL: fold_srem_2_i16:
; CHECK: // %bb.0:
; CHECK-NEXT: and w8, w0, #0x8000
; CHECK-NEXT: add w8, w0, w8, lsr #15
; CHECK-NEXT: and w8, w8, #0xfffffffe
; CHECK-NEXT: sub w0, w0, w8
; CHECK-NEXT: ret
%1 = srem i16 %x, 2
ret i16 %1
}
define i32 @fold_srem_2_i64(i32 %x) {
; CHECK-LABEL: fold_srem_2_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: and w8, w0, #0x1
; CHECK-NEXT: cmp w0, #0
; CHECK-NEXT: cneg w0, w8, lt
; CHECK-NEXT: ret
%1 = srem i32 %x, 2
ret i32 %1
}
define i64 @fold_srem_2_i32(i64 %x) {
; CHECK-LABEL: fold_srem_2_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: and x8, x0, #0x1
; CHECK-NEXT: cmp x0, #0
; CHECK-NEXT: cneg x0, x8, lt
; CHECK-NEXT: ret
%1 = srem i64 %x, 2
ret i64 %1
}
define i16 @fold_srem_pow2_i16(i16 %x) {
; CHECK-LABEL: fold_srem_pow2_i16:
; CHECK: // %bb.0:
; CHECK-NEXT: sxth w8, w0
; CHECK-NEXT: ubfx w8, w8, #25, #6
; CHECK-NEXT: add w8, w0, w8
; CHECK-NEXT: and w8, w8, #0xffffffc0
; CHECK-NEXT: sub w0, w0, w8
; CHECK-NEXT: ret
%1 = srem i16 %x, 64
ret i16 %1
}
define i32 @fold_srem_pow2_i32(i32 %x) {
; CHECK-LABEL: fold_srem_pow2_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: negs w8, w0
; CHECK-NEXT: and w9, w0, #0x3f
; CHECK-NEXT: and w8, w8, #0x3f
; CHECK-NEXT: csneg w0, w9, w8, mi
; CHECK-NEXT: ret
%1 = srem i32 %x, 64
ret i32 %1
}
define i64 @fold_srem_pow2_i64(i64 %x) {
; CHECK-LABEL: fold_srem_pow2_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: negs x8, x0
; CHECK-NEXT: and x9, x0, #0x3f
; CHECK-NEXT: and x8, x8, #0x3f
; CHECK-NEXT: csneg x0, x9, x8, mi
; CHECK-NEXT: ret
%1 = srem i64 %x, 64
ret i64 %1
}
define i16 @fold_srem_smax_i16(i16 %x) {
; CHECK-LABEL: fold_srem_smax_i16:
; CHECK: // %bb.0:
; CHECK-NEXT: sxth w8, w0
; CHECK-NEXT: ubfx w8, w8, #16, #15
; CHECK-NEXT: add w8, w0, w8
; CHECK-NEXT: and w8, w8, #0xffff8000
; CHECK-NEXT: add w0, w0, w8
; CHECK-NEXT: ret
%1 = srem i16 %x, 32768
ret i16 %1
}
define i32 @fold_srem_smax_i32(i32 %x) {
; CHECK-LABEL: fold_srem_smax_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: negs w8, w0
; CHECK-NEXT: and w9, w0, #0x7fffffff
; CHECK-NEXT: and w8, w8, #0x7fffffff
; CHECK-NEXT: csneg w0, w9, w8, mi
; CHECK-NEXT: ret
%1 = srem i32 %x, 2147483648
ret i32 %1
}
define i64 @fold_srem_smax_i64(i64 %x) {
; CHECK-LABEL: fold_srem_smax_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: negs x8, x0
; CHECK-NEXT: and x9, x0, #0x7fffffffffffffff
; CHECK-NEXT: and x8, x8, #0x7fffffffffffffff
; CHECK-NEXT: csneg x0, x9, x8, mi
; CHECK-NEXT: ret
%1 = srem i64 %x, -9223372036854775808
ret i64 %1
}
|