1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=tahiti -run-pass=legalizer %s -o - | FileCheck -check-prefix=SI %s
--- |
define i32 @widen_load_range0_tbaa(i24 addrspace(1)* %ptr) {
%load = load i24, i24 addrspace(1)* %ptr, !range !0, !tbaa !1
%zext = zext i24 %load to i32
ret i32 %zext
}
define i32 @widen_load_range1_tbaa(i24 addrspace(1)* %ptr) {
%load = load i24, i24 addrspace(1)* %ptr, !range !0, !tbaa !1
%zext = zext i24 %load to i32
ret i32 %zext
}
define i32 @widen_load_tbaa0(i24 addrspace(1)* %ptr) {
%load = load i24, i24 addrspace(1)* %ptr, !tbaa !1
%zext = zext i24 %load to i32
ret i32 %zext
}
define i32 @widen_load_tbaa1(i24 addrspace(1)* %ptr) {
%load = load i24, i24 addrspace(1)* %ptr, !tbaa !1
%zext = zext i24 %load to i32
ret i32 %zext
}
!0 = !{i24 0, i24 1048575}
!1 = !{!"omnipotent char", !2}
!2 = !{!"Simple C/C++ TBAA"}
...
# Make sure range metadata is not preserved when widening loads, but
# tbaa is.
---
name: widen_load_range0_tbaa
body: |
bb.0:
liveins: $vgpr0_vgpr1
; SI-LABEL: name: widen_load_range0_tbaa
; SI: liveins: $vgpr0_vgpr1
; SI-NEXT: {{ $}}
; SI-NEXT: [[COPY:%[0-9]+]]:_(p1) = COPY $vgpr0_vgpr1
; SI-NEXT: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[COPY]](p1) :: (load (s32), !tbaa !1, addrspace 1)
; SI-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 16777215
; SI-NEXT: [[AND:%[0-9]+]]:_(s32) = G_AND [[LOAD]], [[C]]
; SI-NEXT: $vgpr0 = COPY [[AND]](s32)
%0:_(p1) = COPY $vgpr0_vgpr1
%1:_(s24) = G_LOAD %0 :: (load (s24), align 4, addrspace 1, !range !0, !tbaa !1)
%2:_(s32) = G_ZEXT %1
$vgpr0 = COPY %2
...
# Result register type already matches the widened memory type.
---
name: widen_load_range1_tbaa
body: |
bb.0:
liveins: $vgpr0_vgpr1
; SI-LABEL: name: widen_load_range1_tbaa
; SI: liveins: $vgpr0_vgpr1
; SI-NEXT: {{ $}}
; SI-NEXT: [[COPY:%[0-9]+]]:_(p1) = COPY $vgpr0_vgpr1
; SI-NEXT: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[COPY]](p1) :: (load (s32), !tbaa !1, addrspace 1)
; SI-NEXT: $vgpr0 = COPY [[LOAD]](s32)
%0:_(p1) = COPY $vgpr0_vgpr1
%1:_(s32) = G_LOAD %0 :: (load (s24), align 4, addrspace 1, !range !0, !tbaa !1)
$vgpr0 = COPY %1
...
---
name: widen_load_tbaa0
body: |
bb.0:
liveins: $vgpr0_vgpr1
; SI-LABEL: name: widen_load_tbaa0
; SI: liveins: $vgpr0_vgpr1
; SI-NEXT: {{ $}}
; SI-NEXT: [[COPY:%[0-9]+]]:_(p1) = COPY $vgpr0_vgpr1
; SI-NEXT: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[COPY]](p1) :: (load (s32), !tbaa !1, addrspace 1)
; SI-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 16777215
; SI-NEXT: [[AND:%[0-9]+]]:_(s32) = G_AND [[LOAD]], [[C]]
; SI-NEXT: $vgpr0 = COPY [[AND]](s32)
%0:_(p1) = COPY $vgpr0_vgpr1
%1:_(s24) = G_LOAD %0 :: (load (s24), align 4, addrspace 1, !tbaa !1)
%2:_(s32) = G_ZEXT %1
$vgpr0 = COPY %2
...
# Result register type already matches the widened memory type.
---
name: widen_load_tbaa1
body: |
bb.0:
liveins: $vgpr0_vgpr1
; SI-LABEL: name: widen_load_tbaa1
; SI: liveins: $vgpr0_vgpr1
; SI-NEXT: {{ $}}
; SI-NEXT: [[COPY:%[0-9]+]]:_(p1) = COPY $vgpr0_vgpr1
; SI-NEXT: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[COPY]](p1) :: (load (s32), !tbaa !1, addrspace 1)
; SI-NEXT: $vgpr0 = COPY [[LOAD]](s32)
%0:_(p1) = COPY $vgpr0_vgpr1
%1:_(s32) = G_LOAD %0 :: (load (s24), align 4, addrspace 1, !tbaa !1)
$vgpr0 = COPY %1
...
|
