File: amx-tile-intrinsics.ll

package info (click to toggle)
llvm-toolchain-15 1%3A15.0.6-4
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 1,554,644 kB
  • sloc: cpp: 5,922,452; ansic: 1,012,136; asm: 674,362; python: 191,568; objc: 73,855; f90: 42,327; lisp: 31,913; pascal: 11,973; javascript: 10,144; sh: 9,421; perl: 7,447; ml: 5,527; awk: 3,523; makefile: 2,520; xml: 885; cs: 573; fortran: 567
file content (38 lines) | stat: -rw-r--r-- 1,453 bytes parent folder | download | duplicates (5)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+amx-tile -verify-machineinstrs | FileCheck %s
; RUN: llc < %s -O0 -mtriple=x86_64-unknown-unknown -mattr=+amx-tile -verify-machineinstrs | FileCheck %s

define void @test_amx(ptr %pointer, ptr %base, i64 %stride) {
; CHECK-LABEL: test_amx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    ldtilecfg (%rdi)
; CHECK-NEXT:    sttilecfg (%rdi)
; CHECK-NEXT:    tilerelease
; CHECK-NEXT:    tilezero %tmm3
; CHECK-NEXT:    tileloadd (%rsi,%rdx), %tmm3
; CHECK-NEXT:    tileloaddt1 (%rsi,%rdx), %tmm3
; CHECK-NEXT:    tilestored %tmm3, (%rsi,%rdx)
; CHECK-NEXT:    retq
  call void @llvm.x86.ldtilecfg(ptr %pointer)

  call void @llvm.x86.sttilecfg(ptr %pointer)

  call void @llvm.x86.tilerelease()

  call void @llvm.x86.tilezero(i8 3)

  call void @llvm.x86.tileloadd64(i8 3, ptr %base, i64 %stride)

  call void @llvm.x86.tileloaddt164(i8 3, ptr %base, i64 %stride)

  call void @llvm.x86.tilestored64(i8 3, ptr %base, i64 %stride)
  ret void
}

declare void @llvm.x86.tileloadd64(i8 %tile, ptr %base, i64 %stride)
declare void @llvm.x86.tileloaddt164(i8 %tile, ptr %base, i64 %stride)
declare void @llvm.x86.tilestored64(i8 %tile, ptr %base, i64 %stride)
declare void @llvm.x86.ldtilecfg(ptr %pointer)
declare void @llvm.x86.sttilecfg(ptr %pointer)
declare void @llvm.x86.tilerelease()
declare void @llvm.x86.tilezero(i8 %tile)