1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
|
# RUN: llc -mtriple=x86_64-- -run-pass x86-evex-to-vex-compress -verify-machineinstrs -mcpu=skx -o - %s | FileCheck %s
# This test verifies VEX encoding for AVX-512 instructions that use registers of low indexes and
# do not use zmm or mask registers and have a corresponding AVX/AVX2 opcode
--- |
define void @evex_z256_to_vex_test() { ret void }
define void @evex_z128_to_vex_test() { ret void }
define void @evex_scalar_to_vex_test() { ret void }
define void @evex_z256_to_evex_test() { ret void }
define void @evex_z128_to_evex_test() { ret void }
define void @evex_scalar_to_evex_test() { ret void }
...
---
# CHECK-LABEL: name: evex_z256_to_vex_test
# CHECK: bb.0:
name: evex_z256_to_vex_test
body: |
bb.0:
; CHECK: VMOVAPDYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVAPDZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VMOVAPDYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVAPDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVAPDYrr $ymm0
$ymm0 = VMOVAPDZ256rr $ymm0
; CHECK: $ymm0 = VMOVAPDYrr_REV $ymm0
$ymm0 = VMOVAPDZ256rr_REV $ymm0
; CHECK: VMOVAPSYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVAPSZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VMOVAPSYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVAPSZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVAPSYrr $ymm0
$ymm0 = VMOVAPSZ256rr $ymm0
; CHECK: $ymm0 = VMOVAPSYrr_REV $ymm0
$ymm0 = VMOVAPSZ256rr_REV $ymm0
; CHECK: $ymm0 = VMOVDDUPYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVDDUPZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVDDUPYrr $ymm0
$ymm0 = VMOVDDUPZ256rr $ymm0
; CHECK: VMOVDQAYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVDQA32Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VMOVDQAYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVDQA32Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVDQAYrr $ymm0
$ymm0 = VMOVDQA32Z256rr $ymm0
; CHECK: $ymm0 = VMOVDQAYrr_REV $ymm0
$ymm0 = VMOVDQA32Z256rr_REV $ymm0
; CHECK: VMOVDQAYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVDQA64Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VMOVDQAYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVDQA64Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVDQAYrr $ymm0
$ymm0 = VMOVDQA64Z256rr $ymm0
; CHECK: $ymm0 = VMOVDQAYrr_REV $ymm0
$ymm0 = VMOVDQA64Z256rr_REV $ymm0
; CHECK: VMOVDQUYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVDQU16Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VMOVDQUYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVDQU16Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVDQUYrr $ymm0
$ymm0 = VMOVDQU16Z256rr $ymm0
; CHECK: $ymm0 = VMOVDQUYrr_REV $ymm0
$ymm0 = VMOVDQU16Z256rr_REV $ymm0
; CHECK: VMOVDQUYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVDQU32Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VMOVDQUYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVDQU32Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVDQUYrr $ymm0
$ymm0 = VMOVDQU32Z256rr $ymm0
; CHECK: $ymm0 = VMOVDQUYrr_REV $ymm0
$ymm0 = VMOVDQU32Z256rr_REV $ymm0
; CHECK: VMOVDQUYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVDQU64Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VMOVDQUYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVDQU64Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVDQUYrr $ymm0
$ymm0 = VMOVDQU64Z256rr $ymm0
; CHECK: $ymm0 = VMOVDQUYrr_REV $ymm0
$ymm0 = VMOVDQU64Z256rr_REV $ymm0
; CHECK: VMOVDQUYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVDQU8Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VMOVDQUYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVDQU8Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVDQUYrr $ymm0
$ymm0 = VMOVDQU8Z256rr $ymm0
; CHECK: $ymm0 = VMOVDQUYrr_REV $ymm0
$ymm0 = VMOVDQU8Z256rr_REV $ymm0
; CHECK: $ymm0 = VMOVNTDQAYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVNTDQAZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: VMOVNTDQYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVNTDQZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: VMOVNTPDYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVNTPDZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: VMOVNTPSYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVNTPSZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VMOVSHDUPYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVSHDUPZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVSHDUPYrr $ymm0
$ymm0 = VMOVSHDUPZ256rr $ymm0
; CHECK: $ymm0 = VMOVSLDUPYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVSLDUPZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVSLDUPYrr $ymm0
$ymm0 = VMOVSLDUPZ256rr $ymm0
; CHECK: VMOVUPDYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVUPDZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VMOVUPDYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VMOVUPDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVUPDYrr $ymm0
$ymm0 = VMOVUPDZ256rr $ymm0
; CHECK: $ymm0 = VMOVUPDYrr_REV $ymm0
$ymm0 = VMOVUPDZ256rr_REV $ymm0
; CHECK: VMOVUPSYmr $rdi, 1, $noreg, 0, $noreg, $ymm0
VMOVUPSZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm0
; CHECK: $ymm0 = VPANDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPANDDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPANDYrr $ymm0, $ymm1
$ymm0 = VPANDDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPANDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPANDQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPANDYrr $ymm0, $ymm1
$ymm0 = VPANDQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPANDNYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPANDNDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPANDNYrr $ymm0, $ymm1
$ymm0 = VPANDNDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPANDNYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPANDNQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPANDNYrr $ymm0, $ymm1
$ymm0 = VPANDNQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPAVGBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPAVGBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPAVGBYrr $ymm0, $ymm1
$ymm0 = VPAVGBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPAVGWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPAVGWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPAVGWYrr $ymm0, $ymm1
$ymm0 = VPAVGWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPADDBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPADDBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPADDBYrr $ymm0, $ymm1
$ymm0 = VPADDBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPADDDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPADDDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPADDDYrr $ymm0, $ymm1
$ymm0 = VPADDDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPADDQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPADDQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPADDQYrr $ymm0, $ymm1
$ymm0 = VPADDQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPADDSBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPADDSBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPADDSBYrr $ymm0, $ymm1
$ymm0 = VPADDSBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPADDSWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPADDSWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPADDSWYrr $ymm0, $ymm1
$ymm0 = VPADDSWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPADDUSBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPADDUSBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPADDUSBYrr $ymm0, $ymm1
$ymm0 = VPADDUSBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPADDUSWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPADDUSWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPADDUSWYrr $ymm0, $ymm1
$ymm0 = VPADDUSWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPADDWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPADDWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPADDWYrr $ymm0, $ymm1
$ymm0 = VPADDWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VMULPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VMULPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VMULPDYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VMULPDZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VMULPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VMULPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VMULPSYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VMULPSZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VORPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VORPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VORPDYrr $ymm0, $ymm1
$ymm0 = VORPDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VORPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VORPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VORPSYrr $ymm0, $ymm1
$ymm0 = VORPSZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMADDUBSWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMADDUBSWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMADDUBSWYrr $ymm0, $ymm1
$ymm0 = VPMADDUBSWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMADDWDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMADDWDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMADDWDYrr $ymm0, $ymm1
$ymm0 = VPMADDWDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMAXSBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMAXSBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMAXSBYrr $ymm0, $ymm1
$ymm0 = VPMAXSBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMAXSDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMAXSDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMAXSDYrr $ymm0, $ymm1
$ymm0 = VPMAXSDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMAXSWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMAXSWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMAXSWYrr $ymm0, $ymm1
$ymm0 = VPMAXSWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMAXUBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMAXUBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMAXUBYrr $ymm0, $ymm1
$ymm0 = VPMAXUBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMAXUDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMAXUDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMAXUDYrr $ymm0, $ymm1
$ymm0 = VPMAXUDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMAXUWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMAXUWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMAXUWYrr $ymm0, $ymm1
$ymm0 = VPMAXUWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMINSBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMINSBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMINSBYrr $ymm0, $ymm1
$ymm0 = VPMINSBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMINSDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMINSDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMINSDYrr $ymm0, $ymm1
$ymm0 = VPMINSDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMINSWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMINSWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMINSWYrr $ymm0, $ymm1
$ymm0 = VPMINSWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMINUBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMINUBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMINUBYrr $ymm0, $ymm1
$ymm0 = VPMINUBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMINUDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMINUDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMINUDYrr $ymm0, $ymm1
$ymm0 = VPMINUDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMINUWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMINUWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMINUWYrr $ymm0, $ymm1
$ymm0 = VPMINUWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMULDQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMULDQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMULDQYrr $ymm0, $ymm1
$ymm0 = VPMULDQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMULHRSWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMULHRSWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMULHRSWYrr $ymm0, $ymm1
$ymm0 = VPMULHRSWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMULHUWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMULHUWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMULHUWYrr $ymm0, $ymm1
$ymm0 = VPMULHUWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMULHWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMULHWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMULHWYrr $ymm0, $ymm1
$ymm0 = VPMULHWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMULLDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMULLDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMULLDYrr $ymm0, $ymm1
$ymm0 = VPMULLDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMULLWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMULLWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMULLWYrr $ymm0, $ymm1
$ymm0 = VPMULLWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPMULUDQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMULUDQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMULUDQYrr $ymm0, $ymm1
$ymm0 = VPMULUDQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPORYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPORDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPORYrr $ymm0, $ymm1
$ymm0 = VPORDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPORYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPORQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPORYrr $ymm0, $ymm1
$ymm0 = VPORQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSUBBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSUBBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSUBBYrr $ymm0, $ymm1
$ymm0 = VPSUBBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSUBDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSUBDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSUBDYrr $ymm0, $ymm1
$ymm0 = VPSUBDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSUBQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSUBQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSUBQYrr $ymm0, $ymm1
$ymm0 = VPSUBQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSUBSBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSUBSBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSUBSBYrr $ymm0, $ymm1
$ymm0 = VPSUBSBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSUBSWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSUBSWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSUBSWYrr $ymm0, $ymm1
$ymm0 = VPSUBSWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSUBUSBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSUBUSBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSUBUSBYrr $ymm0, $ymm1
$ymm0 = VPSUBUSBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSUBUSWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSUBUSWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSUBUSWYrr $ymm0, $ymm1
$ymm0 = VPSUBUSWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSUBWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSUBWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSUBWYrr $ymm0, $ymm1
$ymm0 = VPSUBWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPXORYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPXORDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPXORYrr $ymm0, $ymm1
$ymm0 = VPXORDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPXORYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPXORQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPXORYrr $ymm0, $ymm1
$ymm0 = VPXORQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VADDPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VADDPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VADDPDYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VADDPDZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VADDPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VADDPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VADDPSYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VADDPSZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VANDNPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VANDNPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VANDNPDYrr $ymm0, $ymm1
$ymm0 = VANDNPDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VANDNPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VANDNPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VANDNPSYrr $ymm0, $ymm1
$ymm0 = VANDNPSZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VANDPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VANDPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VANDPDYrr $ymm0, $ymm1
$ymm0 = VANDPDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VANDPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VANDPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VANDPSYrr $ymm0, $ymm1
$ymm0 = VANDPSZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VDIVPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VDIVPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VDIVPDYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VDIVPDZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VDIVPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VDIVPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VDIVPSYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VDIVPSZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VMAXCPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VMAXCPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VMAXCPDYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VMAXCPDZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VMAXCPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VMAXCPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VMAXCPSYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VMAXCPSZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VMAXPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VMAXPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VMAXPDYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VMAXPDZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VMAXPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VMAXPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VMAXPSYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VMAXPSZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VMINCPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VMINCPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VMINCPDYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VMINCPDZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VMINCPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VMINCPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VMINCPSYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VMINCPSZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VMINPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VMINPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VMINPDYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VMINPDZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VMINPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VMINPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VMINPSYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VMINPSZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VXORPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VXORPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VXORPDYrr $ymm0, $ymm1
$ymm0 = VXORPDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VXORPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VXORPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VXORPSYrr $ymm0, $ymm1
$ymm0 = VXORPSZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPACKSSDWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPACKSSDWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPACKSSDWYrr $ymm0, $ymm1
$ymm0 = VPACKSSDWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPACKSSWBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPACKSSWBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPACKSSWBYrr $ymm0, $ymm1
$ymm0 = VPACKSSWBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPACKUSDWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPACKUSDWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPACKUSDWYrr $ymm0, $ymm1
$ymm0 = VPACKUSDWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPACKUSWBYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPACKUSWBZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPACKUSWBYrr $ymm0, $ymm1
$ymm0 = VPACKUSWBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VUNPCKHPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VUNPCKHPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VUNPCKHPDYrr $ymm0, $ymm1
$ymm0 = VUNPCKHPDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VUNPCKHPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VUNPCKHPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VUNPCKHPSYrr $ymm0, $ymm1
$ymm0 = VUNPCKHPSZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VUNPCKLPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VUNPCKLPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VUNPCKLPDYrr $ymm0, $ymm1
$ymm0 = VUNPCKLPDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VUNPCKLPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VUNPCKLPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VUNPCKLPSYrr $ymm0, $ymm1
$ymm0 = VUNPCKLPSZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VSUBPDYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VSUBPDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VSUBPDYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VSUBPDZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VSUBPSYrm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VSUBPSZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VSUBPSYrr $ymm0, $ymm1, implicit $mxcsr
$ymm0 = VSUBPSZ256rr $ymm0, $ymm1, implicit $mxcsr
; CHECK: $ymm0 = VPUNPCKHBWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPUNPCKHBWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPUNPCKHBWYrr $ymm0, $ymm1
$ymm0 = VPUNPCKHBWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPUNPCKHDQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPUNPCKHDQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPUNPCKHDQYrr $ymm0, $ymm1
$ymm0 = VPUNPCKHDQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPUNPCKHQDQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPUNPCKHQDQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPUNPCKHQDQYrr $ymm0, $ymm1
$ymm0 = VPUNPCKHQDQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPUNPCKHWDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPUNPCKHWDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPUNPCKHWDYrr $ymm0, $ymm1
$ymm0 = VPUNPCKHWDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPUNPCKLBWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPUNPCKLBWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPUNPCKLBWYrr $ymm0, $ymm1
$ymm0 = VPUNPCKLBWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPUNPCKLDQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPUNPCKLDQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPUNPCKLDQYrr $ymm0, $ymm1
$ymm0 = VPUNPCKLDQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPUNPCKLQDQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPUNPCKLQDQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPUNPCKLQDQYrr $ymm0, $ymm1
$ymm0 = VPUNPCKLQDQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPUNPCKLWDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPUNPCKLWDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPUNPCKLWDYrr $ymm0, $ymm1
$ymm0 = VPUNPCKLWDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VFMADD132PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADD132PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADD132PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADD132PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADD132PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADD132PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADD132PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADD132PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADD213PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADD213PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADD213PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADD213PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADD213PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADD213PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADD213PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADD213PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADD231PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADD231PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADD231PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADD231PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADD231PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADD231PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADD231PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADD231PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB132PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADDSUB132PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB132PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADDSUB132PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB132PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADDSUB132PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB132PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADDSUB132PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB213PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADDSUB213PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB213PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADDSUB213PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB213PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADDSUB213PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB213PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADDSUB213PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB231PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADDSUB231PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB231PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADDSUB231PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB231PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMADDSUB231PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMADDSUB231PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMADDSUB231PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB132PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUB132PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB132PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUB132PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB132PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUB132PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB132PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUB132PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB213PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUB213PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB213PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUB213PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB213PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUB213PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB213PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUB213PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB231PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUB231PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB231PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUB231PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB231PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUB231PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUB231PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUB231PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD132PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUBADD132PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD132PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUBADD132PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD132PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUBADD132PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD132PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUBADD132PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD213PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUBADD213PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD213PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUBADD213PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD213PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUBADD213PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD213PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUBADD213PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD231PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUBADD231PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD231PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUBADD231PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD231PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFMSUBADD231PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFMSUBADD231PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFMSUBADD231PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD132PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMADD132PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD132PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMADD132PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD132PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMADD132PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD132PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMADD132PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD213PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMADD213PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD213PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMADD213PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD213PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMADD213PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD213PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMADD213PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD231PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMADD231PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD231PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMADD231PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD231PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMADD231PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMADD231PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMADD231PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB132PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMSUB132PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB132PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMSUB132PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB132PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMSUB132PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB132PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMSUB132PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB213PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMSUB213PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB213PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMSUB213PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB213PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMSUB213PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB213PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMSUB213PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB231PDYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMSUB231PDZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB231PDYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMSUB231PDZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB231PSYm $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VFNMSUB231PSZ256m $ymm0, $ymm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VFNMSUB231PSYr $ymm0, $ymm1, $ymm2, implicit $mxcsr
$ymm0 = VFNMSUB231PSZ256r $ymm0, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm0 = VPSRADYri $ymm0, 7
$ymm0 = VPSRADZ256ri $ymm0, 7
; CHECK: $ymm0 = VPSRADYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSRADZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSRADYrr $ymm0, $xmm1
$ymm0 = VPSRADZ256rr $ymm0, $xmm1
; CHECK: $ymm0 = VPSRAVDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSRAVDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSRAVDYrr $ymm0, $ymm1
$ymm0 = VPSRAVDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSRAWYri $ymm0, 7
$ymm0 = VPSRAWZ256ri $ymm0, 7
; CHECK: $ymm0 = VPSRAWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSRAWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSRAWYrr $ymm0, $xmm1
$ymm0 = VPSRAWZ256rr $ymm0, $xmm1
; CHECK: $ymm0 = VPSRLDQYri $ymm0, 7
$ymm0 = VPSRLDQZ256ri $ymm0, 7
; CHECK: $ymm0 = VPSRLDYri $ymm0, 7
$ymm0 = VPSRLDZ256ri $ymm0, 7
; CHECK: $ymm0 = VPSRLDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSRLDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSRLDYrr $ymm0, $xmm1
$ymm0 = VPSRLDZ256rr $ymm0, $xmm1
; CHECK: $ymm0 = VPSRLQYri $ymm0, 7
$ymm0 = VPSRLQZ256ri $ymm0, 7
; CHECK: $ymm0 = VPSRLQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSRLQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSRLQYrr $ymm0, $xmm1
$ymm0 = VPSRLQZ256rr $ymm0, $xmm1
; CHECK: $ymm0 = VPSRLVDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSRLVDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSRLVDYrr $ymm0, $ymm1
$ymm0 = VPSRLVDZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSRLVQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSRLVQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSRLVQYrr $ymm0, $ymm1
$ymm0 = VPSRLVQZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSRLWYri $ymm0, 7
$ymm0 = VPSRLWZ256ri $ymm0, 7
; CHECK: $ymm0 = VPSRLWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSRLWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSRLWYrr $ymm0, $xmm1
$ymm0 = VPSRLWZ256rr $ymm0, $xmm1
; CHECK: $ymm0 = VPMOVSXBDYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVSXBDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVSXBDYrr $xmm0
$ymm0 = VPMOVSXBDZ256rr $xmm0
; CHECK: $ymm0 = VPMOVSXBQYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVSXBQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVSXBQYrr $xmm0
$ymm0 = VPMOVSXBQZ256rr $xmm0
; CHECK: $ymm0 = VPMOVSXBWYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVSXBWZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVSXBWYrr $xmm0
$ymm0 = VPMOVSXBWZ256rr $xmm0
; CHECK: $ymm0 = VPMOVSXDQYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVSXDQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVSXDQYrr $xmm0
$ymm0 = VPMOVSXDQZ256rr $xmm0
; CHECK: $ymm0 = VPMOVSXWDYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVSXWDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVSXWDYrr $xmm0
$ymm0 = VPMOVSXWDZ256rr $xmm0
; CHECK: $ymm0 = VPMOVSXWQYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVSXWQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVSXWQYrr $xmm0
$ymm0 = VPMOVSXWQZ256rr $xmm0
; CHECK: $ymm0 = VPMOVZXBDYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVZXBDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVZXBDYrr $xmm0
$ymm0 = VPMOVZXBDZ256rr $xmm0
; CHECK: $ymm0 = VPMOVZXBQYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVZXBQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVZXBQYrr $xmm0
$ymm0 = VPMOVZXBQZ256rr $xmm0
; CHECK: $ymm0 = VPMOVZXBWYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVZXBWZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVZXBWYrr $xmm0
$ymm0 = VPMOVZXBWZ256rr $xmm0
; CHECK: $ymm0 = VPMOVZXDQYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVZXDQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVZXDQYrr $xmm0
$ymm0 = VPMOVZXDQZ256rr $xmm0
; CHECK: $ymm0 = VPMOVZXWDYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVZXWDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVZXWDYrr $xmm0
$ymm0 = VPMOVZXWDZ256rr $xmm0
; CHECK: $ymm0 = VPMOVZXWQYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPMOVZXWQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPMOVZXWQYrr $xmm0
$ymm0 = VPMOVZXWQZ256rr $xmm0
; CHECK: $ymm0 = VBROADCASTF128 $rip, 1, $noreg, 0, $noreg
$ymm0 = VBROADCASTF32X4Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VBROADCASTSDYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VBROADCASTF32X2Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VBROADCASTSDYrr $xmm0
$ymm0 = VBROADCASTF32X2Z256rr $xmm0
; CHECK: $ymm0 = VBROADCASTSDYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VBROADCASTSDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VBROADCASTSDYrr $xmm0
$ymm0 = VBROADCASTSDZ256rr $xmm0
; CHECK: $ymm0 = VBROADCASTSSYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VBROADCASTSSZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VBROADCASTSSYrr $xmm0
$ymm0 = VBROADCASTSSZ256rr $xmm0
; CHECK: $ymm0 = VPBROADCASTBYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPBROADCASTBZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPBROADCASTBYrr $xmm0
$ymm0 = VPBROADCASTBZ256rr $xmm0
; CHECK: $ymm0 = VPBROADCASTDYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPBROADCASTDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPBROADCASTDYrr $xmm0
$ymm0 = VPBROADCASTDZ256rr $xmm0
; CHECK: $ymm0 = VPBROADCASTWYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPBROADCASTWZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPBROADCASTWYrr $xmm0
$ymm0 = VPBROADCASTWZ256rr $xmm0
; CHECK: $ymm0 = VBROADCASTI128 $rip, 1, $noreg, 0, $noreg
$ymm0 = VBROADCASTI32X4Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPBROADCASTQYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VBROADCASTI32X2Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPBROADCASTQYrr $xmm0
$ymm0 = VBROADCASTI32X2Z256rr $xmm0
; CHECK: $ymm0 = VPBROADCASTQYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPBROADCASTQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPBROADCASTQYrr $xmm0
$ymm0 = VPBROADCASTQZ256rr $xmm0
; CHECK: $ymm0 = VPABSBYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPABSBZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPABSBYrr $ymm0
$ymm0 = VPABSBZ256rr $ymm0
; CHECK: $ymm0 = VPABSDYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPABSDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPABSDYrr $ymm0
$ymm0 = VPABSDZ256rr $ymm0
; CHECK: $ymm0 = VPABSWYrm $rip, 1, $noreg, 0, $noreg
$ymm0 = VPABSWZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPABSWYrr $ymm0
$ymm0 = VPABSWZ256rr $ymm0
; CHECK: $ymm0 = VPSADBWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSADBWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSADBWYrr $ymm0, $ymm1
$ymm0 = VPSADBWZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPERMDYrm $ymm0, $rdi, 1, $noreg, 0, $noreg
$ymm0 = VPERMDZ256rm $ymm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPERMDYrr $ymm1, $ymm0
$ymm0 = VPERMDZ256rr $ymm1, $ymm0
; CHECK: $ymm0 = VPERMILPDYmi $rdi, 1, $noreg, 0, $noreg, 7
$ymm0 = VPERMILPDZ256mi $rdi, 1, $noreg, 0, $noreg, 7
; CHECK: $ymm0 = VPERMILPDYri $ymm0, 7
$ymm0 = VPERMILPDZ256ri $ymm0, 7
; CHECK: $ymm0 = VPERMILPDYrm $ymm0, $rdi, 1, $noreg, 0, $noreg
$ymm0 = VPERMILPDZ256rm $ymm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPERMILPDYrr $ymm1, $ymm0
$ymm0 = VPERMILPDZ256rr $ymm1, $ymm0
; CHECK: $ymm0 = VPERMILPSYmi $rdi, 1, $noreg, 0, $noreg, 7
$ymm0 = VPERMILPSZ256mi $rdi, 1, $noreg, 0, $noreg, 7
; CHECK: $ymm0 = VPERMILPSYri $ymm0, 7
$ymm0 = VPERMILPSZ256ri $ymm0, 7
; CHECK: $ymm0 = VPERMILPSYrm $ymm0, $rdi, 1, $noreg, 0, $noreg
$ymm0 = VPERMILPSZ256rm $ymm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPERMILPSYrr $ymm1, $ymm0
$ymm0 = VPERMILPSZ256rr $ymm1, $ymm0
; CHECK: $ymm0 = VPERMPDYmi $rdi, 1, $noreg, 0, $noreg, 7
$ymm0 = VPERMPDZ256mi $rdi, 1, $noreg, 0, $noreg, 7
; CHECK: $ymm0 = VPERMPDYri $ymm0, 7
$ymm0 = VPERMPDZ256ri $ymm0, 7
; CHECK: $ymm0 = VPERMPSYrm $ymm0, $rdi, 1, $noreg, 0, $noreg
$ymm0 = VPERMPSZ256rm $ymm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPERMPSYrr $ymm1, $ymm0
$ymm0 = VPERMPSZ256rr $ymm1, $ymm0
; CHECK: $ymm0 = VPERMQYmi $rdi, 1, $noreg, 0, $noreg, 7
$ymm0 = VPERMQZ256mi $rdi, 1, $noreg, 0, $noreg, 7
; CHECK: $ymm0 = VPERMQYri $ymm0, 7
$ymm0 = VPERMQZ256ri $ymm0, 7
; CHECK: $ymm0 = VPSLLDQYri $ymm0, 14
$ymm0 = VPSLLDQZ256ri $ymm0, 14
; CHECK: $ymm0 = VPSLLDYri $ymm0, 7
$ymm0 = VPSLLDZ256ri $ymm0, 7
; CHECK: $ymm0 = VPSLLDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSLLDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSLLDYrr $ymm0, $xmm0
$ymm0 = VPSLLDZ256rr $ymm0, $xmm0
; CHECK: $ymm0 = VPSLLQYri $ymm0, 7
$ymm0 = VPSLLQZ256ri $ymm0, 7
; CHECK: $ymm0 = VPSLLQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSLLQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSLLQYrr $ymm0, $xmm0
$ymm0 = VPSLLQZ256rr $ymm0, $xmm0
; CHECK: $ymm0 = VPSLLVDYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSLLVDZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSLLVDYrr $ymm0, $ymm0
$ymm0 = VPSLLVDZ256rr $ymm0, $ymm0
; CHECK: $ymm0 = VPSLLVQYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSLLVQZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSLLVQYrr $ymm0, $ymm0
$ymm0 = VPSLLVQZ256rr $ymm0, $ymm0
; CHECK: $ymm0 = VPSLLWYri $ymm0, 7
$ymm0 = VPSLLWZ256ri $ymm0, 7
; CHECK: $ymm0 = VPSLLWYrm $ymm0, $rip, 1, $noreg, 0, $noreg
$ymm0 = VPSLLWZ256rm $ymm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSLLWYrr $ymm0, $xmm0
$ymm0 = VPSLLWZ256rr $ymm0, $xmm0
; CHECK: $ymm0 = VCVTDQ2PDYrm $rdi, 1, $noreg, 0, $noreg
$ymm0 = VCVTDQ2PDZ256rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VCVTDQ2PDYrr $xmm0
$ymm0 = VCVTDQ2PDZ256rr $xmm0
; CHECK: $ymm0 = VCVTDQ2PSYrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VCVTDQ2PSZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VCVTDQ2PSYrr $ymm0, implicit $mxcsr
$ymm0 = VCVTDQ2PSZ256rr $ymm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTPD2DQYrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTPD2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTPD2DQYrr $ymm0, implicit $mxcsr
$xmm0 = VCVTPD2DQZ256rr $ymm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTPD2PSYrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTPD2PSZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTPD2PSYrr $ymm0, implicit $mxcsr
$xmm0 = VCVTPD2PSZ256rr $ymm0, implicit $mxcsr
; CHECK: $ymm0 = VCVTPS2DQYrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VCVTPS2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VCVTPS2DQYrr $ymm0, implicit $mxcsr
$ymm0 = VCVTPS2DQZ256rr $ymm0, implicit $mxcsr
; CHECK: $ymm0 = VCVTPS2PDYrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VCVTPS2PDZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VCVTPS2PDYrr $xmm0, implicit $mxcsr
$ymm0 = VCVTPS2PDZ256rr $xmm0, implicit $mxcsr
; CHECK: VCVTPS2PHYmr $rdi, 1, $noreg, 0, $noreg, $ymm0, 0, implicit $mxcsr
VCVTPS2PHZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm0, 0, implicit $mxcsr
; CHECK: $xmm0 = VCVTPS2PHYrr $ymm0, 0, implicit $mxcsr
$xmm0 = VCVTPS2PHZ256rr $ymm0, 0, implicit $mxcsr
; CHECK: $ymm0 = VCVTPH2PSYrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VCVTPH2PSZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VCVTPH2PSYrr $xmm0, implicit $mxcsr
$ymm0 = VCVTPH2PSZ256rr $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTTPD2DQYrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTTPD2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTTPD2DQYrr $ymm0, implicit $mxcsr
$xmm0 = VCVTTPD2DQZ256rr $ymm0, implicit $mxcsr
; CHECK: $ymm0 = VCVTTPS2DQYrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VCVTTPS2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VCVTTPS2DQYrr $ymm0, implicit $mxcsr
$ymm0 = VCVTTPS2DQZ256rr $ymm0, implicit $mxcsr
; CHECK: $ymm0 = VSQRTPDYm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VSQRTPDZ256m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VSQRTPDYr $ymm0, implicit $mxcsr
$ymm0 = VSQRTPDZ256r $ymm0, implicit $mxcsr
; CHECK: $ymm0 = VSQRTPSYm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm0 = VSQRTPSZ256m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm0 = VSQRTPSYr $ymm0, implicit $mxcsr
$ymm0 = VSQRTPSZ256r $ymm0, implicit $mxcsr
; CHECK: $ymm0 = VPALIGNRYrmi $ymm0, $rdi, 1, $noreg, 0, $noreg, 1
$ymm0 = VPALIGNRZ256rmi $ymm0, $rdi, 1, $noreg, 0, $noreg, 1
; CHECK: $ymm0 = VPALIGNRYrri $ymm0, $ymm1, 1
$ymm0 = VPALIGNRZ256rri $ymm0, $ymm1, 1
; CHECK: $ymm0 = VMOVUPSYrm $rdi, 1, $noreg, 0, $noreg
$ymm0 = VMOVUPSZ256rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VMOVUPSYrr $ymm0
$ymm0 = VMOVUPSZ256rr $ymm0
; CHECK: $ymm0 = VMOVUPSYrr_REV $ymm0
$ymm0 = VMOVUPSZ256rr_REV $ymm0
; CHECK: $ymm0 = VPSHUFBYrm $ymm0, $rdi, 1, $noreg, 0, $noreg
$ymm0 = VPSHUFBZ256rm $ymm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm0 = VPSHUFBYrr $ymm0, $ymm1
$ymm0 = VPSHUFBZ256rr $ymm0, $ymm1
; CHECK: $ymm0 = VPSHUFDYmi $rdi, 1, $noreg, 0, $noreg, -24
$ymm0 = VPSHUFDZ256mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $ymm0 = VPSHUFDYri $ymm0, -24
$ymm0 = VPSHUFDZ256ri $ymm0, -24
; CHECK: $ymm0 = VPSHUFHWYmi $rdi, 1, $noreg, 0, $noreg, -24
$ymm0 = VPSHUFHWZ256mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $ymm0 = VPSHUFHWYri $ymm0, -24
$ymm0 = VPSHUFHWZ256ri $ymm0, -24
; CHECK: $ymm0 = VPSHUFLWYmi $rdi, 1, $noreg, 0, $noreg, -24
$ymm0 = VPSHUFLWZ256mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $ymm0 = VPSHUFLWYri $ymm0, -24
$ymm0 = VPSHUFLWZ256ri $ymm0, -24
; CHECK: $ymm0 = VSHUFPDYrmi $ymm0, $rdi, 1, $noreg, 0, $noreg, -24
$ymm0 = VSHUFPDZ256rmi $ymm0, $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $ymm0 = VSHUFPDYrri $ymm0, $ymm1, -24
$ymm0 = VSHUFPDZ256rri $ymm0, $ymm1, -24
; CHECK: $ymm0 = VSHUFPSYrmi $ymm0, $rdi, 1, $noreg, 0, $noreg, -24
$ymm0 = VSHUFPSZ256rmi $ymm0, $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $ymm0 = VSHUFPSYrri $ymm0, $ymm1, -24
$ymm0 = VSHUFPSZ256rri $ymm0, $ymm1, -24
; CHECK: $ymm0 = VROUNDPDYm $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$ymm0 = VRNDSCALEPDZ256rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $ymm0 = VROUNDPDYr $ymm0, 15, implicit $mxcsr
$ymm0 = VRNDSCALEPDZ256rri $ymm0, 15, implicit $mxcsr
; CHECK: $ymm0 = VROUNDPSYm $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$ymm0 = VRNDSCALEPSZ256rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $ymm0 = VROUNDPSYr $ymm0, 15, implicit $mxcsr
$ymm0 = VRNDSCALEPSZ256rri $ymm0, 15, implicit $mxcsr
; CHECK: $ymm0 = VPERM2F128rm $ymm0, $rip, 1, $noreg, 0, $noreg, 32
$ymm0 = VSHUFF32X4Z256rmi $ymm0, $rip, 1, $noreg, 0, $noreg, 228
; CHECK: $ymm0 = VPERM2F128rr $ymm0, $ymm1, 32
$ymm0 = VSHUFF32X4Z256rri $ymm0, $ymm1, 228
; CHECK: $ymm0 = VPERM2F128rm $ymm0, $rip, 1, $noreg, 0, $noreg, 32
$ymm0 = VSHUFF64X2Z256rmi $ymm0, $rip, 1, $noreg, 0, $noreg, 228
; CHECK: $ymm0 = VPERM2F128rr $ymm0, $ymm1, 32
$ymm0 = VSHUFF64X2Z256rri $ymm0, $ymm1, 228
; CHECK: $ymm0 = VPERM2I128rm $ymm0, $rip, 1, $noreg, 0, $noreg, 32
$ymm0 = VSHUFI32X4Z256rmi $ymm0, $rip, 1, $noreg, 0, $noreg, 228
; CHECK: $ymm0 = VPERM2I128rr $ymm0, $ymm1, 32
$ymm0 = VSHUFI32X4Z256rri $ymm0, $ymm1, 228
; CHECK: $ymm0 = VPERM2I128rm $ymm0, $rip, 1, $noreg, 0, $noreg, 32
$ymm0 = VSHUFI64X2Z256rmi $ymm0, $rip, 1, $noreg, 0, $noreg, 228
; CHECK: $ymm0 = VPERM2I128rr $ymm0, $ymm1, 32
$ymm0 = VSHUFI64X2Z256rri $ymm0, $ymm1, 228
RET64
...
---
# CHECK-LABEL: name: evex_z128_to_vex_test
# CHECK: bb.0:
name: evex_z128_to_vex_test
body: |
bb.0:
; CHECK: VMOVAPDmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVAPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVAPDrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVAPDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVAPDrr $xmm0
$xmm0 = VMOVAPDZ128rr $xmm0
; CHECK: VMOVAPSmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVAPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVAPSrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVAPSZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVAPSrr $xmm0
$xmm0 = VMOVAPSZ128rr $xmm0
; CHECK: VMOVDQAmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVDQA32Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVDQArm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVDQA32Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVDQArr $xmm0
$xmm0 = VMOVDQA32Z128rr $xmm0
; CHECK: VMOVDQAmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVDQA64Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVDQArm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVDQA64Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVDQArr $xmm0
$xmm0 = VMOVDQA64Z128rr $xmm0
; CHECK: VMOVDQUmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVDQU16Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVDQUrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVDQU16Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVDQUrr $xmm0
$xmm0 = VMOVDQU16Z128rr $xmm0
; CHECK: VMOVDQUmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVDQU32Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVDQUrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVDQU32Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVDQUrr $xmm0
$xmm0 = VMOVDQU32Z128rr $xmm0
; CHECK: VMOVDQUmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVDQU64Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVDQUrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVDQU64Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVDQUrr $xmm0
$xmm0 = VMOVDQU64Z128rr $xmm0
; CHECK: VMOVDQUmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVDQU8Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVDQUrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVDQU8Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVDQUrr $xmm0
$xmm0 = VMOVDQU8Z128rr $xmm0
; CHECK: $xmm0 = VMOVDQUrr_REV $xmm0
$xmm0 = VMOVDQU8Z128rr_REV $xmm0
; CHECK: $xmm0 = VMOVNTDQArm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVNTDQAZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: VMOVUPDmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVUPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVUPDrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVUPDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVUPDrr $xmm0
$xmm0 = VMOVUPDZ128rr $xmm0
; CHECK: $xmm0 = VMOVUPDrr_REV $xmm0
$xmm0 = VMOVUPDZ128rr_REV $xmm0
; CHECK: VMOVUPSmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVUPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVUPSrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVUPSZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVUPSrr $xmm0
$xmm0 = VMOVUPSZ128rr $xmm0
; CHECK: $xmm0 = VMOVUPSrr_REV $xmm0
$xmm0 = VMOVUPSZ128rr_REV $xmm0
; CHECK: VMOVNTDQmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVNTDQZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: VMOVNTPDmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVNTPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: VMOVNTPSmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVNTPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVAPDrr_REV $xmm0
$xmm0 = VMOVAPDZ128rr_REV $xmm0
; CHECK: $xmm0 = VMOVAPSrr_REV $xmm0
$xmm0 = VMOVAPSZ128rr_REV $xmm0
; CHECK: $xmm0 = VMOVDQArr_REV $xmm0
$xmm0 = VMOVDQA32Z128rr_REV $xmm0
; CHECK: $xmm0 = VMOVDQArr_REV $xmm0
$xmm0 = VMOVDQA64Z128rr_REV $xmm0
; CHECK: $xmm0 = VMOVDQUrr_REV $xmm0
$xmm0 = VMOVDQU16Z128rr_REV $xmm0
; CHECK: $xmm0 = VMOVDQUrr_REV $xmm0
$xmm0 = VMOVDQU32Z128rr_REV $xmm0
; CHECK: $xmm0 = VMOVDQUrr_REV $xmm0
$xmm0 = VMOVDQU64Z128rr_REV $xmm0
; CHECK: $xmm0 = VPMOVSXBDrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVSXBDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVSXBDrr $xmm0
$xmm0 = VPMOVSXBDZ128rr $xmm0
; CHECK: $xmm0 = VPMOVSXBQrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVSXBQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVSXBQrr $xmm0
$xmm0 = VPMOVSXBQZ128rr $xmm0
; CHECK: $xmm0 = VPMOVSXBWrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVSXBWZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVSXBWrr $xmm0
$xmm0 = VPMOVSXBWZ128rr $xmm0
; CHECK: $xmm0 = VPMOVSXDQrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVSXDQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVSXDQrr $xmm0
$xmm0 = VPMOVSXDQZ128rr $xmm0
; CHECK: $xmm0 = VPMOVSXWDrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVSXWDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVSXWDrr $xmm0
$xmm0 = VPMOVSXWDZ128rr $xmm0
; CHECK: $xmm0 = VPMOVSXWQrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVSXWQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVSXWQrr $xmm0
$xmm0 = VPMOVSXWQZ128rr $xmm0
; CHECK: $xmm0 = VPMOVZXBDrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVZXBDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVZXBDrr $xmm0
$xmm0 = VPMOVZXBDZ128rr $xmm0
; CHECK: $xmm0 = VPMOVZXBQrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVZXBQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVZXBQrr $xmm0
$xmm0 = VPMOVZXBQZ128rr $xmm0
; CHECK: $xmm0 = VPMOVZXBWrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVZXBWZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVZXBWrr $xmm0
$xmm0 = VPMOVZXBWZ128rr $xmm0
; CHECK: $xmm0 = VPMOVZXDQrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVZXDQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVZXDQrr $xmm0
$xmm0 = VPMOVZXDQZ128rr $xmm0
; CHECK: $xmm0 = VPMOVZXWDrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVZXWDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVZXWDrr $xmm0
$xmm0 = VPMOVZXWDZ128rr $xmm0
; CHECK: $xmm0 = VPMOVZXWQrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMOVZXWQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMOVZXWQrr $xmm0
$xmm0 = VPMOVZXWQZ128rr $xmm0
; CHECK: VMOVHPDmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVHPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVHPDrm $xmm0, $rdi, 1, $noreg, 0, $noreg
$xmm0 = VMOVHPDZ128rm $xmm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: VMOVHPSmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVHPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVHPSrm $xmm0, $rdi, 1, $noreg, 0, $noreg
$xmm0 = VMOVHPSZ128rm $xmm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: VMOVLPDmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVLPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVLPDrm $xmm0, $rdi, 1, $noreg, 0, $noreg
$xmm0 = VMOVLPDZ128rm $xmm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: VMOVLPSmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVLPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVLPSrm $xmm0, $rdi, 1, $noreg, 0, $noreg
$xmm0 = VMOVLPSZ128rm $xmm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMAXCPDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMAXCPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMAXCPDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMAXCPDZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMAXCPSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMAXCPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMAXCPSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMAXCPSZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMAXPDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMAXPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMAXPDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMAXPDZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMAXPSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMAXPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMAXPSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMAXPSZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMINCPDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMINCPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMINCPDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMINCPDZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMINCPSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMINCPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMINCPSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMINCPSZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMINPDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMINPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMINPDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMINPDZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMINPSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMINPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMINPSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMINPSZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMULPDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMULPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMULPDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMULPDZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMULPSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMULPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMULPSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMULPSZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VORPDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VORPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VORPDrr $xmm0, $xmm1
$xmm0 = VORPDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VORPSrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VORPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VORPSrr $xmm0, $xmm1
$xmm0 = VORPSZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPADDBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPADDBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPADDBrr $xmm0, $xmm1
$xmm0 = VPADDBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPADDDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPADDDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPADDDrr $xmm0, $xmm1
$xmm0 = VPADDDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPADDQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPADDQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPADDQrr $xmm0, $xmm1
$xmm0 = VPADDQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPADDSBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPADDSBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPADDSBrr $xmm0, $xmm1
$xmm0 = VPADDSBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPADDSWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPADDSWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPADDSWrr $xmm0, $xmm1
$xmm0 = VPADDSWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPADDUSBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPADDUSBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPADDUSBrr $xmm0, $xmm1
$xmm0 = VPADDUSBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPADDUSWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPADDUSWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPADDUSWrr $xmm0, $xmm1
$xmm0 = VPADDUSWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPADDWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPADDWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPADDWrr $xmm0, $xmm1
$xmm0 = VPADDWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPANDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPANDDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPANDrr $xmm0, $xmm1
$xmm0 = VPANDDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPANDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPANDQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPANDrr $xmm0, $xmm1
$xmm0 = VPANDQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPANDNrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPANDNDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPANDNrr $xmm0, $xmm1
$xmm0 = VPANDNDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPANDNrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPANDNQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPANDNrr $xmm0, $xmm1
$xmm0 = VPANDNQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPAVGBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPAVGBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPAVGBrr $xmm0, $xmm1
$xmm0 = VPAVGBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPAVGWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPAVGWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPAVGWrr $xmm0, $xmm1
$xmm0 = VPAVGWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMAXSBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMAXSBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMAXSBrr $xmm0, $xmm1
$xmm0 = VPMAXSBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMAXSDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMAXSDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMAXSDrr $xmm0, $xmm1
$xmm0 = VPMAXSDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMAXSWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMAXSWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMAXSWrr $xmm0, $xmm1
$xmm0 = VPMAXSWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMAXUBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMAXUBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMAXUBrr $xmm0, $xmm1
$xmm0 = VPMAXUBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMAXUDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMAXUDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMAXUDrr $xmm0, $xmm1
$xmm0 = VPMAXUDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMAXUWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMAXUWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMAXUWrr $xmm0, $xmm1
$xmm0 = VPMAXUWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMINSBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMINSBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMINSBrr $xmm0, $xmm1
$xmm0 = VPMINSBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMINSDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMINSDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMINSDrr $xmm0, $xmm1
$xmm0 = VPMINSDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMINSWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMINSWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMINSWrr $xmm0, $xmm1
$xmm0 = VPMINSWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMINUBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMINUBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMINUBrr $xmm0, $xmm1
$xmm0 = VPMINUBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMINUDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMINUDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMINUDrr $xmm0, $xmm1
$xmm0 = VPMINUDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMINUWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMINUWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMINUWrr $xmm0, $xmm1
$xmm0 = VPMINUWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMULDQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMULDQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMULDQrr $xmm0, $xmm1
$xmm0 = VPMULDQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMULHRSWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMULHRSWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMULHRSWrr $xmm0, $xmm1
$xmm0 = VPMULHRSWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMULHUWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMULHUWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMULHUWrr $xmm0, $xmm1
$xmm0 = VPMULHUWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMULHWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMULHWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMULHWrr $xmm0, $xmm1
$xmm0 = VPMULHWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMULLDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMULLDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMULLDrr $xmm0, $xmm1
$xmm0 = VPMULLDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMULLWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMULLWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMULLWrr $xmm0, $xmm1
$xmm0 = VPMULLWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMULUDQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMULUDQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMULUDQrr $xmm0, $xmm1
$xmm0 = VPMULUDQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPORrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPORDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPORrr $xmm0, $xmm1
$xmm0 = VPORDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPORrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPORQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPORrr $xmm0, $xmm1
$xmm0 = VPORQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPSUBBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSUBBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSUBBrr $xmm0, $xmm1
$xmm0 = VPSUBBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPSUBDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSUBDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSUBDrr $xmm0, $xmm1
$xmm0 = VPSUBDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPSUBQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSUBQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSUBQrr $xmm0, $xmm1
$xmm0 = VPSUBQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPSUBSBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSUBSBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSUBSBrr $xmm0, $xmm1
$xmm0 = VPSUBSBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPSUBSWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSUBSWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSUBSWrr $xmm0, $xmm1
$xmm0 = VPSUBSWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPSUBUSBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSUBUSBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSUBUSBrr $xmm0, $xmm1
$xmm0 = VPSUBUSBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPSUBUSWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSUBUSWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSUBUSWrr $xmm0, $xmm1
$xmm0 = VPSUBUSWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPSUBWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSUBWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSUBWrr $xmm0, $xmm1
$xmm0 = VPSUBWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VADDPDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VADDPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VADDPDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VADDPDZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VADDPSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VADDPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VADDPSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VADDPSZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VANDNPDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VANDNPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VANDNPDrr $xmm0, $xmm1
$xmm0 = VANDNPDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VANDNPSrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VANDNPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VANDNPSrr $xmm0, $xmm1
$xmm0 = VANDNPSZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VANDPDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VANDPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VANDPDrr $xmm0, $xmm1
$xmm0 = VANDPDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VANDPSrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VANDPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VANDPSrr $xmm0, $xmm1
$xmm0 = VANDPSZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VDIVPDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VDIVPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VDIVPDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VDIVPDZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VDIVPSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VDIVPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VDIVPSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VDIVPSZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VPXORrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPXORDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPXORrr $xmm0, $xmm1
$xmm0 = VPXORDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPXORrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPXORQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPXORrr $xmm0, $xmm1
$xmm0 = VPXORQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VSUBPDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSUBPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSUBPDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VSUBPDZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VSUBPSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSUBPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSUBPSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VSUBPSZ128rr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VXORPDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VXORPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VXORPDrr $xmm0, $xmm1
$xmm0 = VXORPDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VXORPSrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VXORPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VXORPSrr $xmm0, $xmm1
$xmm0 = VXORPSZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMADDUBSWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMADDUBSWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMADDUBSWrr $xmm0, $xmm1
$xmm0 = VPMADDUBSWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPMADDWDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPMADDWDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPMADDWDrr $xmm0, $xmm1
$xmm0 = VPMADDWDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPACKSSDWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPACKSSDWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPACKSSDWrr $xmm0, $xmm1
$xmm0 = VPACKSSDWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPACKSSWBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPACKSSWBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPACKSSWBrr $xmm0, $xmm1
$xmm0 = VPACKSSWBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPACKUSDWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPACKUSDWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPACKUSDWrr $xmm0, $xmm1
$xmm0 = VPACKUSDWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPACKUSWBrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPACKUSWBZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPACKUSWBrr $xmm0, $xmm1
$xmm0 = VPACKUSWBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPUNPCKHBWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPUNPCKHBWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPUNPCKHBWrr $xmm0, $xmm1
$xmm0 = VPUNPCKHBWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPUNPCKHDQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPUNPCKHDQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPUNPCKHDQrr $xmm0, $xmm1
$xmm0 = VPUNPCKHDQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPUNPCKHQDQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPUNPCKHQDQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPUNPCKHQDQrr $xmm0, $xmm1
$xmm0 = VPUNPCKHQDQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPUNPCKHWDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPUNPCKHWDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPUNPCKHWDrr $xmm0, $xmm1
$xmm0 = VPUNPCKHWDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPUNPCKLBWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPUNPCKLBWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPUNPCKLBWrr $xmm0, $xmm1
$xmm0 = VPUNPCKLBWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPUNPCKLDQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPUNPCKLDQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPUNPCKLDQrr $xmm0, $xmm1
$xmm0 = VPUNPCKLDQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPUNPCKLQDQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPUNPCKLQDQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPUNPCKLQDQrr $xmm0, $xmm1
$xmm0 = VPUNPCKLQDQZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPUNPCKLWDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPUNPCKLWDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPUNPCKLWDrr $xmm0, $xmm1
$xmm0 = VPUNPCKLWDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VUNPCKHPDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VUNPCKHPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VUNPCKHPDrr $xmm0, $xmm1
$xmm0 = VUNPCKHPDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VUNPCKHPSrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VUNPCKHPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VUNPCKHPSrr $xmm0, $xmm1
$xmm0 = VUNPCKHPSZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VUNPCKLPDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VUNPCKLPDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VUNPCKLPDrr $xmm0, $xmm1
$xmm0 = VUNPCKLPDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VUNPCKLPSrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VUNPCKLPSZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VUNPCKLPSrr $xmm0, $xmm1
$xmm0 = VUNPCKLPSZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VFMADD132PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD132PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD132PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD132PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD132PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD213PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD213PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD213PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD213PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD231PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD231PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD231PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD231PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB132PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADDSUB132PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB132PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADDSUB132PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB132PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADDSUB132PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB132PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADDSUB132PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB213PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADDSUB213PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB213PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADDSUB213PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB213PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADDSUB213PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB213PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADDSUB213PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB231PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADDSUB231PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB231PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADDSUB231PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB231PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADDSUB231PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADDSUB231PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADDSUB231PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB132PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB132PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB132PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB132PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB213PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB213PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB213PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB213PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB231PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB231PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB231PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB231PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD132PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUBADD132PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD132PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUBADD132PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD132PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUBADD132PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD132PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUBADD132PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD213PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUBADD213PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD213PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUBADD213PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD213PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUBADD213PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD213PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUBADD213PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD231PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUBADD231PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD231PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUBADD231PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD231PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUBADD231PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUBADD231PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUBADD231PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD132PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD132PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD132PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD132PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD213PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD213PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD213PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD213PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD231PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD231PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD231PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD231PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB132PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB132PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB132PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB132PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB213PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB213PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB213PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB213PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231PDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB231PDZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231PDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB231PDZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231PSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB231PSZ128m $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231PSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB231PSZ128r $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VPSLLDri $xmm0, 7
$xmm0 = VPSLLDZ128ri $xmm0, 7
; CHECK: $xmm0 = VPSLLDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSLLDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSLLDrr $xmm0, $xmm0
$xmm0 = VPSLLDZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSLLQri $xmm0, 7
$xmm0 = VPSLLQZ128ri $xmm0, 7
; CHECK: $xmm0 = VPSLLQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSLLQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSLLQrr $xmm0, $xmm0
$xmm0 = VPSLLQZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSLLVDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSLLVDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSLLVDrr $xmm0, $xmm0
$xmm0 = VPSLLVDZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSLLVQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSLLVQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSLLVQrr $xmm0, $xmm0
$xmm0 = VPSLLVQZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSLLWri $xmm0, 7
$xmm0 = VPSLLWZ128ri $xmm0, 7
; CHECK: $xmm0 = VPSLLWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSLLWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSLLWrr $xmm0, $xmm0
$xmm0 = VPSLLWZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSRADri $xmm0, 7
$xmm0 = VPSRADZ128ri $xmm0, 7
; CHECK: $xmm0 = VPSRADrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSRADZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSRADrr $xmm0, $xmm0
$xmm0 = VPSRADZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSRAVDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSRAVDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSRAVDrr $xmm0, $xmm0
$xmm0 = VPSRAVDZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSRAWri $xmm0, 7
$xmm0 = VPSRAWZ128ri $xmm0, 7
; CHECK: $xmm0 = VPSRAWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSRAWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSRAWrr $xmm0, $xmm0
$xmm0 = VPSRAWZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSRLDQri $xmm0, 14
$xmm0 = VPSRLDQZ128ri $xmm0, 14
; CHECK: $xmm0 = VPSRLDri $xmm0, 7
$xmm0 = VPSRLDZ128ri $xmm0, 7
; CHECK: $xmm0 = VPSRLDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSRLDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSRLDrr $xmm0, $xmm0
$xmm0 = VPSRLDZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSRLQri $xmm0, 7
$xmm0 = VPSRLQZ128ri $xmm0, 7
; CHECK: $xmm0 = VPSRLQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSRLQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSRLQrr $xmm0, $xmm0
$xmm0 = VPSRLQZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSRLVDrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSRLVDZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSRLVDrr $xmm0, $xmm0
$xmm0 = VPSRLVDZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSRLVQrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSRLVQZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSRLVQrr $xmm0, $xmm0
$xmm0 = VPSRLVQZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPSRLWri $xmm0, 7
$xmm0 = VPSRLWZ128ri $xmm0, 7
; CHECK: $xmm0 = VPSRLWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSRLWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSRLWrr $xmm0, $xmm0
$xmm0 = VPSRLWZ128rr $xmm0, $xmm0
; CHECK: $xmm0 = VPERMILPDmi $rdi, 1, $noreg, 0, $noreg, 9
$xmm0 = VPERMILPDZ128mi $rdi, 1, $noreg, 0, $noreg, 9
; CHECK: $xmm0 = VPERMILPDri $xmm0, 9
$xmm0 = VPERMILPDZ128ri $xmm0, 9
; CHECK: $xmm0 = VPERMILPDrm $xmm0, $rdi, 1, $noreg, 0, $noreg
$xmm0 = VPERMILPDZ128rm $xmm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPERMILPDrr $xmm0, $xmm1
$xmm0 = VPERMILPDZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPERMILPSmi $rdi, 1, $noreg, 0, $noreg, 9
$xmm0 = VPERMILPSZ128mi $rdi, 1, $noreg, 0, $noreg, 9
; CHECK: $xmm0 = VPERMILPSri $xmm0, 9
$xmm0 = VPERMILPSZ128ri $xmm0, 9
; CHECK: $xmm0 = VPERMILPSrm $xmm0, $rdi, 1, $noreg, 0, $noreg
$xmm0 = VPERMILPSZ128rm $xmm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPERMILPSrr $xmm0, $xmm1
$xmm0 = VPERMILPSZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VCVTPH2PSrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTPH2PSZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTPH2PSrr $xmm0, implicit $mxcsr
$xmm0 = VCVTPH2PSZ128rr $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTDQ2PDrm $rdi, 1, $noreg, 0, $noreg
$xmm0 = VCVTDQ2PDZ128rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VCVTDQ2PDrr $xmm0
$xmm0 = VCVTDQ2PDZ128rr $xmm0
; CHECK: $xmm0 = VCVTDQ2PSrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTDQ2PSZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTDQ2PSrr $xmm0, implicit $mxcsr
$xmm0 = VCVTDQ2PSZ128rr $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTPD2DQrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTPD2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTPD2DQrr $xmm0, implicit $mxcsr
$xmm0 = VCVTPD2DQZ128rr $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTPD2PSrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTPD2PSZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTPD2PSrr $xmm0, implicit $mxcsr
$xmm0 = VCVTPD2PSZ128rr $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTPS2DQrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTPS2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTPS2DQrr $xmm0, implicit $mxcsr
$xmm0 = VCVTPS2DQZ128rr $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTPS2PDrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTPS2PDZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTPS2PDrr $xmm0, implicit $mxcsr
$xmm0 = VCVTPS2PDZ128rr $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTTPD2DQrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTTPD2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTTPD2DQrr $xmm0, implicit $mxcsr
$xmm0 = VCVTTPD2DQZ128rr $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTTPS2DQrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTTPS2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTTPS2DQrr $xmm0, implicit $mxcsr
$xmm0 = VCVTTPS2DQZ128rr $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VSQRTPDm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSQRTPDZ128m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSQRTPDr $xmm0, implicit $mxcsr
$xmm0 = VSQRTPDZ128r $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VSQRTPSm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSQRTPSZ128m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSQRTPSr $xmm0, implicit $mxcsr
$xmm0 = VSQRTPSZ128r $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VMOVDDUPrm $rdi, 1, $noreg, 0, $noreg
$xmm0 = VMOVDDUPZ128rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVDDUPrr $xmm0
$xmm0 = VMOVDDUPZ128rr $xmm0
; CHECK: $xmm0 = VMOVSHDUPrm $rdi, 1, $noreg, 0, $noreg
$xmm0 = VMOVSHDUPZ128rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVSHDUPrr $xmm0
$xmm0 = VMOVSHDUPZ128rr $xmm0
; CHECK: $xmm0 = VMOVSLDUPrm $rdi, 1, $noreg, 0, $noreg
$xmm0 = VMOVSLDUPZ128rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVSLDUPrr $xmm0
$xmm0 = VMOVSLDUPZ128rr $xmm0
; CHECK: $xmm0 = VPSHUFBrm $xmm0, $rdi, 1, $noreg, 0, $noreg
$xmm0 = VPSHUFBZ128rm $xmm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSHUFBrr $xmm0, $xmm1
$xmm0 = VPSHUFBZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VPSHUFDmi $rdi, 1, $noreg, 0, $noreg, -24
$xmm0 = VPSHUFDZ128mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $xmm0 = VPSHUFDri $xmm0, -24
$xmm0 = VPSHUFDZ128ri $xmm0, -24
; CHECK: $xmm0 = VPSHUFHWmi $rdi, 1, $noreg, 0, $noreg, -24
$xmm0 = VPSHUFHWZ128mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $xmm0 = VPSHUFHWri $xmm0, -24
$xmm0 = VPSHUFHWZ128ri $xmm0, -24
; CHECK: $xmm0 = VPSHUFLWmi $rdi, 1, $noreg, 0, $noreg, -24
$xmm0 = VPSHUFLWZ128mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $xmm0 = VPSHUFLWri $xmm0, -24
$xmm0 = VPSHUFLWZ128ri $xmm0, -24
; CHECK: $xmm0 = VPSLLDQri $xmm0, 7
$xmm0 = VPSLLDQZ128ri $xmm0, 7
; CHECK: $xmm0 = VSHUFPDrmi $xmm0, $rip, 1, $noreg, 0, $noreg, -24
$xmm0 = VSHUFPDZ128rmi $xmm0, $rip, 1, $noreg, 0, $noreg, -24
; CHECK: $xmm0 = VSHUFPDrri $xmm0, $xmm1, -24
$xmm0 = VSHUFPDZ128rri $xmm0, $xmm1, -24
; CHECK: $xmm0 = VSHUFPSrmi $xmm0, $rip, 1, $noreg, 0, $noreg, -24
$xmm0 = VSHUFPSZ128rmi $xmm0, $rip, 1, $noreg, 0, $noreg, -24
; CHECK: $xmm0 = VSHUFPSrri $xmm0, $xmm1, -24
$xmm0 = VSHUFPSZ128rri $xmm0, $xmm1, -24
; CHECK: $xmm0 = VPSADBWrm $xmm0, $rip, 1, $noreg, 0, $noreg
$xmm0 = VPSADBWZ128rm $xmm0, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPSADBWrr $xmm0, $xmm1
$xmm0 = VPSADBWZ128rr $xmm0, $xmm1
; CHECK: $xmm0 = VBROADCASTSSrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VBROADCASTSSZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VBROADCASTSSrr $xmm0
$xmm0 = VBROADCASTSSZ128rr $xmm0
; CHECK: $xmm0 = VPBROADCASTBrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPBROADCASTBZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPBROADCASTBrr $xmm0
$xmm0 = VPBROADCASTBZ128rr $xmm0
; CHECK: $xmm0 = VPBROADCASTDrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPBROADCASTDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPBROADCASTDrr $xmm0
$xmm0 = VPBROADCASTDZ128rr $xmm0
; CHECK: $xmm0 = VPBROADCASTQrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPBROADCASTQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPBROADCASTQrr $xmm0
$xmm0 = VPBROADCASTQZ128rr $xmm0
; CHECK: $xmm0 = VPBROADCASTWrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPBROADCASTWZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPBROADCASTWrr $xmm0
$xmm0 = VPBROADCASTWZ128rr $xmm0
; CHECK: $xmm0 = VPBROADCASTQrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VBROADCASTI32X2Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPBROADCASTQrr $xmm0
$xmm0 = VBROADCASTI32X2Z128rr $xmm0
; CHECK: $xmm0 = VCVTPS2PHrr $xmm0, 2, implicit $mxcsr
$xmm0 = VCVTPS2PHZ128rr $xmm0, 2, implicit $mxcsr
; CHECK: VCVTPS2PHmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 2, implicit $mxcsr
VCVTPS2PHZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm0, 2, implicit $mxcsr
; CHECK: $xmm0 = VPABSBrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPABSBZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPABSBrr $xmm0
$xmm0 = VPABSBZ128rr $xmm0
; CHECK: $xmm0 = VPABSDrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPABSDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPABSDrr $xmm0
$xmm0 = VPABSDZ128rr $xmm0
; CHECK: $xmm0 = VPABSWrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VPABSWZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VPABSWrr $xmm0
$xmm0 = VPABSWZ128rr $xmm0
; CHECK: $xmm0 = VPALIGNRrmi $xmm0, $rip, 1, $noreg, 0, $noreg, 15
$xmm0 = VPALIGNRZ128rmi $xmm0, $rip, 1, $noreg, 0, $noreg, 15
; CHECK: $xmm0 = VPALIGNRrri $xmm0, $xmm1, 15
$xmm0 = VPALIGNRZ128rri $xmm0, $xmm1, 15
; CHECK: $xmm0 = VPALIGNRrmi $xmm0, $rip, 1, $noreg, 0, $noreg, 4
$xmm0 = VALIGNDZ128rmi $xmm0, $rip, 1, $noreg, 0, $noreg, 1
; CHECK: $xmm0 = VPALIGNRrri $xmm0, $xmm1, 4
$xmm0 = VALIGNDZ128rri $xmm0, $xmm1, 1
; CHECK: $xmm0 = VPALIGNRrmi $xmm0, $rip, 1, $noreg, 0, $noreg, 8
$xmm0 = VALIGNQZ128rmi $xmm0, $rip, 1, $noreg, 0, $noreg, 1
; CHECK: $xmm0 = VPALIGNRrri $xmm0, $xmm1, 8
$xmm0 = VALIGNQZ128rri $xmm0, $xmm1, 1
; CHECK: $xmm0 = VROUNDPDm $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm0 = VRNDSCALEPDZ128rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm0 = VROUNDPDr $xmm0, 15, implicit $mxcsr
$xmm0 = VRNDSCALEPDZ128rri $xmm0, 15, implicit $mxcsr
; CHECK: $xmm0 = VROUNDPSm $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm0 = VRNDSCALEPSZ128rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm0 = VROUNDPSr $xmm0, 15, implicit $mxcsr
$xmm0 = VRNDSCALEPSZ128rri $xmm0, 15, implicit $mxcsr
RET64
...
---
# CHECK-LABEL: name: evex_scalar_to_vex_test
# CHECK: bb.0:
name: evex_scalar_to_vex_test
body: |
bb.0:
; CHECK: $xmm0 = VADDSDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VADDSDZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VADDSDrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VADDSDZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VADDSDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VADDSDZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VADDSDrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VADDSDZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VADDSSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VADDSSZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VADDSSrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VADDSSZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VADDSSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VADDSSZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VADDSSrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VADDSSZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VDIVSDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VDIVSDZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VDIVSDrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VDIVSDZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VDIVSDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VDIVSDZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VDIVSDrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VDIVSDZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VDIVSSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VDIVSSZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VDIVSSrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VDIVSSZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VDIVSSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VDIVSSZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VDIVSSrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VDIVSSZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMAXCSDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMAXCSDZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMAXCSDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMAXCSDZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMAXCSSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMAXCSSZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMAXCSSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMAXCSSZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMAXSDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMAXSDZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMAXSDrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMAXSDZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMAXSDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMAXSDZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMAXSDrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMAXSDZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMAXSSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMAXSSZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMAXSSrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMAXSSZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMAXSSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMAXSSZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMAXSSrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMAXSSZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMINCSDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMINCSDZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMINCSDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMINCSDZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMINCSSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMINCSSZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMINCSSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMINCSSZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMINSDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMINSDZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMINSDrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMINSDZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMINSDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMINSDZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMINSDrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMINSDZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMINSSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMINSSZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMINSSrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMINSSZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMINSSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMINSSZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMINSSrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMINSSZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMULSDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMULSDZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMULSDrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMULSDZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMULSDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMULSDZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMULSDrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMULSDZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMULSSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMULSSZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMULSSrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VMULSSZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VMULSSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMULSSZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VMULSSrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VMULSSZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VSUBSDrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSUBSDZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSUBSDrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSUBSDZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSUBSDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VSUBSDZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VSUBSDrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VSUBSDZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VSUBSSrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSUBSSZrm $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSUBSSrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSUBSSZrm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSUBSSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VSUBSSZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VSUBSSrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VSUBSSZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD132SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD132SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD132SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD132SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD132SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD132SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD132SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD132SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD132SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD213SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD213SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD213SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD213SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD213SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD213SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD213SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD213SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD213SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD231SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD231SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD231SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD231SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD231SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMADD231SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD231SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMADD231SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMADD231SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB132SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB132SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB132SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB132SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB132SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB132SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB132SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB132SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB132SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB213SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB213SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB213SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB213SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB213SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB213SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB213SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB213SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB213SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB231SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB231SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB231SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB231SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB231SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFMSUB231SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB231SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFMSUB231SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFMSUB231SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD132SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD132SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD132SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD132SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD132SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD132SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD132SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD132SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD132SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD213SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD213SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD213SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD213SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD213SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD213SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD213SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD213SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD213SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD231SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD231SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD231SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD231SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD231SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMADD231SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD231SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMADD231SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMADD231SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB132SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB132SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB132SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB132SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB132SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB132SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB132SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB132SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB132SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB213SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB213SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB213SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB213SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB213SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB213SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB213SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB213SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB213SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231SDm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB231SDZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231SDm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB231SDZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231SDr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB231SDZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231SDr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB231SDZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231SSm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB231SSZm $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231SSm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VFNMSUB231SSZm_Int $xmm0, $xmm0, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231SSr $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB231SSZr $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm0 = VFNMSUB231SSr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
$xmm0 = VFNMSUB231SSZr_Int $xmm0, $xmm1, $xmm2, implicit $mxcsr
; CHECK: VPEXTRBmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 3
VPEXTRBZmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 3
; CHECK: $eax = VPEXTRBrr $xmm0, 1
$eax = VPEXTRBZrr $xmm0, 1
; CHECK: VPEXTRDmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 3
VPEXTRDZmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 3
; CHECK: $eax = VPEXTRDrr $xmm0, 1
$eax = VPEXTRDZrr $xmm0, 1
; CHECK: VPEXTRQmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 3
VPEXTRQZmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 3
; CHECK: $rax = VPEXTRQrr $xmm0, 1
$rax = VPEXTRQZrr $xmm0, 1
; CHECK: VPEXTRWmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 3
VPEXTRWZmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 3
; CHECK: $eax = VPEXTRWrr $xmm0, 1
$eax = VPEXTRWZrr $xmm0, 1
; CHECK: $eax = VPEXTRWrr_REV $xmm0, 1
$eax = VPEXTRWZrr_REV $xmm0, 1
; CHECK: $xmm0 = VPINSRBrm $xmm0, $rsi, 1, $noreg, 0, $noreg, 3
$xmm0 = VPINSRBZrm $xmm0, $rsi, 1, $noreg, 0, $noreg, 3
; CHECK: $xmm0 = VPINSRBrr $xmm0, $edi, 5
$xmm0 = VPINSRBZrr $xmm0, $edi, 5
; CHECK: $xmm0 = VPINSRDrm $xmm0, $rsi, 1, $noreg, 0, $noreg, 3
$xmm0 = VPINSRDZrm $xmm0, $rsi, 1, $noreg, 0, $noreg, 3
; CHECK: $xmm0 = VPINSRDrr $xmm0, $edi, 5
$xmm0 = VPINSRDZrr $xmm0, $edi, 5
; CHECK: $xmm0 = VPINSRQrm $xmm0, $rsi, 1, $noreg, 0, $noreg, 3
$xmm0 = VPINSRQZrm $xmm0, $rsi, 1, $noreg, 0, $noreg, 3
; CHECK: $xmm0 = VPINSRQrr $xmm0, $rdi, 5
$xmm0 = VPINSRQZrr $xmm0, $rdi, 5
; CHECK: $xmm0 = VPINSRWrm $xmm0, $rsi, 1, $noreg, 0, $noreg, 3
$xmm0 = VPINSRWZrm $xmm0, $rsi, 1, $noreg, 0, $noreg, 3
; CHECK: $xmm0 = VPINSRWrr $xmm0, $edi, 5
$xmm0 = VPINSRWZrr $xmm0, $edi, 5
; CHECK: $xmm0 = VSQRTSDm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSQRTSDZm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSQRTSDm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSQRTSDZm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSQRTSDr $xmm0, $xmm0, implicit $mxcsr
$xmm0 = VSQRTSDZr $xmm0, $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VSQRTSDr_Int $xmm0, $xmm0, implicit $mxcsr
$xmm0 = VSQRTSDZr_Int $xmm0, $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VSQRTSSm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSQRTSSZm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSQRTSSm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VSQRTSSZm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VSQRTSSr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VSQRTSSZr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VSQRTSSr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VSQRTSSZr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $rdi = VCVTSD2SI64rr_Int $xmm0, implicit $mxcsr
$rdi = VCVTSD2SI64Zrr_Int $xmm0, implicit $mxcsr
; CHECK: $edi = VCVTSD2SIrr_Int $xmm0, implicit $mxcsr
$edi = VCVTSD2SIZrr_Int $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VCVTSD2SSrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTSD2SSZrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTSD2SSrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTSD2SSZrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTSD2SSrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VCVTSD2SSZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VCVTSD2SSrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VCVTSD2SSZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI2SDrm $xmm0, $rdi, 1, $noreg, 0, $noreg
$xmm0 = VCVTSI2SDZrm $xmm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VCVTSI2SDrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg
$xmm0 = VCVTSI2SDZrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VCVTSI2SDrr $xmm0, $edi
$xmm0 = VCVTSI2SDZrr $xmm0, $edi
; CHECK: $xmm0 = VCVTSI2SDrr_Int $xmm0, $edi
$xmm0 = VCVTSI2SDZrr_Int $xmm0, $edi
; CHECK: $xmm0 = VCVTSI2SSrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTSI2SSZrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI2SSrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTSI2SSZrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI2SSrr $xmm0, $edi, implicit $mxcsr
$xmm0 = VCVTSI2SSZrr $xmm0, $edi, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI2SSrr_Int $xmm0, $edi, implicit $mxcsr
$xmm0 = VCVTSI2SSZrr_Int $xmm0, $edi, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI642SDrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTSI642SDZrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI642SDrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTSI642SDZrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI642SDrr $xmm0, $rdi, implicit $mxcsr
$xmm0 = VCVTSI642SDZrr $xmm0, $rdi, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI642SDrr_Int $xmm0, $rdi, implicit $mxcsr
$xmm0 = VCVTSI642SDZrr_Int $xmm0, $rdi, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI642SSrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTSI642SSZrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI642SSrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTSI642SSZrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI642SSrr $xmm0, $rdi, implicit $mxcsr
$xmm0 = VCVTSI642SSZrr $xmm0, $rdi, implicit $mxcsr
; CHECK: $xmm0 = VCVTSI642SSrr_Int $xmm0, $rdi, implicit $mxcsr
$xmm0 = VCVTSI642SSZrr_Int $xmm0, $rdi, implicit $mxcsr
; CHECK: $xmm0 = VCVTSS2SDrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTSS2SDZrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTSS2SDrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm0 = VCVTSS2SDZrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm0 = VCVTSS2SDrr $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VCVTSS2SDZrr $xmm0, $xmm1, implicit $mxcsr
; CHECK: $xmm0 = VCVTSS2SDrr_Int $xmm0, $xmm1, implicit $mxcsr
$xmm0 = VCVTSS2SDZrr_Int $xmm0, $xmm1, implicit $mxcsr
; CHECK: $rdi = VCVTSS2SI64rm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTSS2SI64Zrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTSS2SI64rr_Int $xmm0, implicit $mxcsr
$rdi = VCVTSS2SI64Zrr_Int $xmm0, implicit $mxcsr
; CHECK: $edi = VCVTSS2SIrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTSS2SIZrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTSS2SIrr_Int $xmm0, implicit $mxcsr
$edi = VCVTSS2SIZrr_Int $xmm0, implicit $mxcsr
; CHECK: $rdi = VCVTTSD2SI64rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTTSD2SI64Zrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTTSD2SI64rm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTTSD2SI64Zrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTTSD2SI64rr $xmm0, implicit $mxcsr
$rdi = VCVTTSD2SI64Zrr $xmm0, implicit $mxcsr
; CHECK: $rdi = VCVTTSD2SI64rr_Int $xmm0, implicit $mxcsr
$rdi = VCVTTSD2SI64Zrr_Int $xmm0, implicit $mxcsr
; CHECK: $edi = VCVTTSD2SIrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTTSD2SIZrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTTSD2SIrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTTSD2SIZrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTTSD2SIrr $xmm0, implicit $mxcsr
$edi = VCVTTSD2SIZrr $xmm0, implicit $mxcsr
; CHECK: $edi = VCVTTSD2SIrr_Int $xmm0, implicit $mxcsr
$edi = VCVTTSD2SIZrr_Int $xmm0, implicit $mxcsr
; CHECK: $rdi = VCVTTSS2SI64rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTTSS2SI64Zrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTTSS2SI64rm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTTSS2SI64Zrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTTSS2SI64rr $xmm0, implicit $mxcsr
$rdi = VCVTTSS2SI64Zrr $xmm0, implicit $mxcsr
; CHECK: $rdi = VCVTTSS2SI64rr_Int $xmm0, implicit $mxcsr
$rdi = VCVTTSS2SI64Zrr_Int $xmm0, implicit $mxcsr
; CHECK: $edi = VCVTTSS2SIrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTTSS2SIZrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTTSS2SIrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTTSS2SIZrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTTSS2SIrr $xmm0, implicit $mxcsr
$edi = VCVTTSS2SIZrr $xmm0, implicit $mxcsr
; CHECK: $edi = VCVTTSS2SIrr_Int $xmm0, implicit $mxcsr
$edi = VCVTTSS2SIZrr_Int $xmm0, implicit $mxcsr
; CHECK: $xmm0 = VMOV64toSDrr $rdi
$xmm0 = VMOV64toSDZrr $rdi
; CHECK: $xmm0 = VMOVDI2SSrr $eax
$xmm0 = VMOVDI2SSZrr $eax
; CHECK: VMOVSDmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVSDZmr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVSDrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVSDZrm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVSDrm_alt $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVSDZrm_alt $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVSDrr $xmm0, $xmm1
$xmm0 = VMOVSDZrr $xmm0, $xmm1
; CHECK: $xmm0 = VMOVSDrr_REV $xmm0, $xmm1
$xmm0 = VMOVSDZrr_REV $xmm0, $xmm1
; CHECK: $rax = VMOVSDto64rr $xmm0
$rax = VMOVSDto64Zrr $xmm0
; CHECK: VMOVSSmr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVSSZmr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVSSrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVSSZrm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVSSrm_alt $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVSSZrm_alt $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVSSrr $xmm0, $xmm1
$xmm0 = VMOVSSZrr $xmm0, $xmm1
; CHECK: $xmm0 = VMOVSSrr_REV $xmm0, $xmm1
$xmm0 = VMOVSSZrr_REV $xmm0, $xmm1
; CHECK: $eax = VMOVSS2DIrr $xmm0
$eax = VMOVSS2DIZrr $xmm0
; CHECK: $xmm0 = VMOV64toPQIrr $rdi
$xmm0 = VMOV64toPQIZrr $rdi
; CHECK: $xmm0 = VMOV64toPQIrm $rdi, 1, $noreg, 0, $noreg
$xmm0 = VMOV64toPQIZrm $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOV64toSDrr $rdi
$xmm0 = VMOV64toSDZrr $rdi
; CHECK: $xmm0 = VMOVDI2PDIrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVDI2PDIZrm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVDI2PDIrr $edi
$xmm0 = VMOVDI2PDIZrr $edi
; CHECK: $xmm0 = VMOVLHPSrr $xmm0, $xmm1
$xmm0 = VMOVLHPSZrr $xmm0, $xmm1
; CHECK: $xmm0 = VMOVHLPSrr $xmm0, $xmm1
$xmm0 = VMOVHLPSZrr $xmm0, $xmm1
; CHECK: VMOVPDI2DImr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVPDI2DIZmr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $edi = VMOVPDI2DIrr $xmm0
$edi = VMOVPDI2DIZrr $xmm0
; CHECK: $xmm0 = VMOVPQI2QIrr $xmm0
$xmm0 = VMOVPQI2QIZrr $xmm0
; CHECK: VMOVPQI2QImr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVPQI2QIZmr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $rdi = VMOVPQIto64rr $xmm0
$rdi = VMOVPQIto64Zrr $xmm0
; CHECK: VMOVPQIto64mr $rdi, 1, $noreg, 0, $noreg, $xmm0
VMOVPQIto64Zmr $rdi, 1, $noreg, 0, $noreg, $xmm0
; CHECK: $xmm0 = VMOVQI2PQIrm $rip, 1, $noreg, 0, $noreg
$xmm0 = VMOVQI2PQIZrm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm0 = VMOVZPQILo2PQIrr $xmm0
$xmm0 = VMOVZPQILo2PQIZrr $xmm0
; CHECK: VCOMISDrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VCOMISDZrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISDrr_Int $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
VCOMISDZrr_Int $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISSrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VCOMISSZrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISSrr_Int $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
VCOMISSZrr_Int $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISDrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VUCOMISDZrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISDrr_Int $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
VUCOMISDZrr_Int $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISSrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VUCOMISSZrm_Int $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISSrr_Int $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
VUCOMISSZrr_Int $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISDrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VCOMISDZrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISDrr $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
VCOMISDZrr $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISSrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VCOMISSZrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISSrr $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
VCOMISSZrr $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISDrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VUCOMISDZrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISDrr $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
VUCOMISDZrr $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISSrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VUCOMISSZrm $xmm0, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISSrr $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
VUCOMISSZrr $xmm0, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VEXTRACTPSmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 1
VEXTRACTPSZmr $rdi, 1, $noreg, 0, $noreg, $xmm0, 1
; CHECK: $eax = VEXTRACTPSrr $xmm0, 1
$eax = VEXTRACTPSZrr $xmm0, 1
; CHECK: $xmm0 = VINSERTPSrm $xmm0, $rdi, 1, $noreg, 0, $noreg, 1
$xmm0 = VINSERTPSZrm $xmm0, $rdi, 1, $noreg, 0, $noreg, 1
; CHECK: $xmm0 = VINSERTPSrr $xmm0, $xmm0, 1
$xmm0 = VINSERTPSZrr $xmm0, $xmm0, 1
; CHECK: $xmm0 = VROUNDSDm $xmm0, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm0 = VRNDSCALESDZm $xmm0, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm0 = VROUNDSDr $xmm0, $xmm1, 15, implicit $mxcsr
$xmm0 = VRNDSCALESDZr $xmm0, $xmm1, 15, implicit $mxcsr
; CHECK: $xmm0 = VROUNDSSm $xmm0, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm0 = VRNDSCALESSZm $xmm0, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm0 = VROUNDSSr $xmm0, $xmm1, 15, implicit $mxcsr
$xmm0 = VRNDSCALESSZr $xmm0, $xmm1, 15, implicit $mxcsr
; CHECK: $xmm0 = VROUNDSDm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm0 = VRNDSCALESDZm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm0 = VROUNDSDr_Int $xmm0, $xmm1, 15, implicit $mxcsr
$xmm0 = VRNDSCALESDZr_Int $xmm0, $xmm1, 15, implicit $mxcsr
; CHECK: $xmm0 = VROUNDSSm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm0 = VRNDSCALESSZm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm0 = VROUNDSSr_Int $xmm0, $xmm1, 15, implicit $mxcsr
$xmm0 = VRNDSCALESSZr_Int $xmm0, $xmm1, 15, implicit $mxcsr
RET64
...
---
# CHECK-LABEL: name: evex_z256_to_evex_test
# CHECK: bb.0:
name: evex_z256_to_evex_test
body: |
bb.0:
; CHECK: VMOVAPDZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVAPDZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VMOVAPDZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVAPDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVAPDZ256rr $ymm16
$ymm16 = VMOVAPDZ256rr $ymm16
; CHECK: $ymm16 = VMOVAPDZ256rr_REV $ymm16
$ymm16 = VMOVAPDZ256rr_REV $ymm16
; CHECK: VMOVAPSZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVAPSZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VMOVAPSZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVAPSZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVAPSZ256rr $ymm16
$ymm16 = VMOVAPSZ256rr $ymm16
; CHECK: $ymm16 = VMOVAPSZ256rr_REV $ymm16
$ymm16 = VMOVAPSZ256rr_REV $ymm16
; CHECK: $ymm16 = VMOVDDUPZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVDDUPZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVDDUPZ256rr $ymm16
$ymm16 = VMOVDDUPZ256rr $ymm16
; CHECK: VMOVDQA32Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVDQA32Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VMOVDQA32Z256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVDQA32Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVDQA32Z256rr $ymm16
$ymm16 = VMOVDQA32Z256rr $ymm16
; CHECK: $ymm16 = VMOVDQA32Z256rr_REV $ymm16
$ymm16 = VMOVDQA32Z256rr_REV $ymm16
; CHECK: VMOVDQA64Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVDQA64Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VMOVDQA64Z256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVDQA64Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVDQA64Z256rr $ymm16
$ymm16 = VMOVDQA64Z256rr $ymm16
; CHECK: $ymm16 = VMOVDQA64Z256rr_REV $ymm16
$ymm16 = VMOVDQA64Z256rr_REV $ymm16
; CHECK: VMOVDQU16Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVDQU16Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VMOVDQU16Z256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVDQU16Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVDQU16Z256rr $ymm16
$ymm16 = VMOVDQU16Z256rr $ymm16
; CHECK: $ymm16 = VMOVDQU16Z256rr_REV $ymm16
$ymm16 = VMOVDQU16Z256rr_REV $ymm16
; CHECK: VMOVDQU32Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVDQU32Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VMOVDQU32Z256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVDQU32Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVDQU32Z256rr $ymm16
$ymm16 = VMOVDQU32Z256rr $ymm16
; CHECK: $ymm16 = VMOVDQU32Z256rr_REV $ymm16
$ymm16 = VMOVDQU32Z256rr_REV $ymm16
; CHECK: VMOVDQU64Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVDQU64Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VMOVDQU64Z256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVDQU64Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVDQU64Z256rr $ymm16
$ymm16 = VMOVDQU64Z256rr $ymm16
; CHECK: $ymm16 = VMOVDQU64Z256rr_REV $ymm16
$ymm16 = VMOVDQU64Z256rr_REV $ymm16
; CHECK: VMOVDQU8Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVDQU8Z256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VMOVDQU8Z256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVDQU8Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVDQU8Z256rr $ymm16
$ymm16 = VMOVDQU8Z256rr $ymm16
; CHECK: $ymm16 = VMOVDQU8Z256rr_REV $ymm16
$ymm16 = VMOVDQU8Z256rr_REV $ymm16
; CHECK: $ymm16 = VMOVNTDQAZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVNTDQAZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: VMOVNTDQZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVNTDQZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: VMOVNTPDZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVNTPDZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: VMOVNTPSZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVNTPSZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VMOVSHDUPZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVSHDUPZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVSHDUPZ256rr $ymm16
$ymm16 = VMOVSHDUPZ256rr $ymm16
; CHECK: $ymm16 = VMOVSLDUPZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVSLDUPZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVSLDUPZ256rr $ymm16
$ymm16 = VMOVSLDUPZ256rr $ymm16
; CHECK: VMOVUPDZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVUPDZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VMOVUPDZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VMOVUPDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVUPDZ256rr $ymm16
$ymm16 = VMOVUPDZ256rr $ymm16
; CHECK: $ymm16 = VMOVUPDZ256rr_REV $ymm16
$ymm16 = VMOVUPDZ256rr_REV $ymm16
; CHECK: VMOVUPSZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
VMOVUPSZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16
; CHECK: $ymm16 = VPANDDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPANDDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPANDDZ256rr $ymm16, $ymm1
$ymm16 = VPANDDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPANDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPANDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPANDQZ256rr $ymm16, $ymm1
$ymm16 = VPANDQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPANDNDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPANDNDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPANDNDZ256rr $ymm16, $ymm1
$ymm16 = VPANDNDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPANDNQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPANDNQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPANDNQZ256rr $ymm16, $ymm1
$ymm16 = VPANDNQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPAVGBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPAVGBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPAVGBZ256rr $ymm16, $ymm1
$ymm16 = VPAVGBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPAVGWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPAVGWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPAVGWZ256rr $ymm16, $ymm1
$ymm16 = VPAVGWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPADDBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPADDBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPADDBZ256rr $ymm16, $ymm1
$ymm16 = VPADDBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPADDDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPADDDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPADDDZ256rr $ymm16, $ymm1
$ymm16 = VPADDDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPADDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPADDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPADDQZ256rr $ymm16, $ymm1
$ymm16 = VPADDQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPADDSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPADDSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPADDSBZ256rr $ymm16, $ymm1
$ymm16 = VPADDSBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPADDSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPADDSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPADDSWZ256rr $ymm16, $ymm1
$ymm16 = VPADDSWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPADDUSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPADDUSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPADDUSBZ256rr $ymm16, $ymm1
$ymm16 = VPADDUSBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPADDUSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPADDUSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPADDUSWZ256rr $ymm16, $ymm1
$ymm16 = VPADDUSWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPADDWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPADDWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPADDWZ256rr $ymm16, $ymm1
$ymm16 = VPADDWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VMULPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VMULPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VMULPDZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VMULPDZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VMULPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VMULPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VMULPSZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VMULPSZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VORPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VORPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VORPDZ256rr $ymm16, $ymm1
$ymm16 = VORPDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VORPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VORPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VORPSZ256rr $ymm16, $ymm1
$ymm16 = VORPSZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMADDUBSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMADDUBSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMADDUBSWZ256rr $ymm16, $ymm1
$ymm16 = VPMADDUBSWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMADDWDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMADDWDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMADDWDZ256rr $ymm16, $ymm1
$ymm16 = VPMADDWDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMAXSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMAXSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMAXSBZ256rr $ymm16, $ymm1
$ymm16 = VPMAXSBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMAXSDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMAXSDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMAXSDZ256rr $ymm16, $ymm1
$ymm16 = VPMAXSDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMAXSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMAXSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMAXSWZ256rr $ymm16, $ymm1
$ymm16 = VPMAXSWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMAXUBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMAXUBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMAXUBZ256rr $ymm16, $ymm1
$ymm16 = VPMAXUBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMAXUDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMAXUDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMAXUDZ256rr $ymm16, $ymm1
$ymm16 = VPMAXUDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMAXUWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMAXUWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMAXUWZ256rr $ymm16, $ymm1
$ymm16 = VPMAXUWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMINSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMINSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMINSBZ256rr $ymm16, $ymm1
$ymm16 = VPMINSBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMINSDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMINSDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMINSDZ256rr $ymm16, $ymm1
$ymm16 = VPMINSDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMINSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMINSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMINSWZ256rr $ymm16, $ymm1
$ymm16 = VPMINSWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMINUBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMINUBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMINUBZ256rr $ymm16, $ymm1
$ymm16 = VPMINUBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMINUDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMINUDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMINUDZ256rr $ymm16, $ymm1
$ymm16 = VPMINUDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMINUWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMINUWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMINUWZ256rr $ymm16, $ymm1
$ymm16 = VPMINUWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMULDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMULDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMULDQZ256rr $ymm16, $ymm1
$ymm16 = VPMULDQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMULHRSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMULHRSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMULHRSWZ256rr $ymm16, $ymm1
$ymm16 = VPMULHRSWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMULHUWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMULHUWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMULHUWZ256rr $ymm16, $ymm1
$ymm16 = VPMULHUWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMULHWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMULHWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMULHWZ256rr $ymm16, $ymm1
$ymm16 = VPMULHWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMULLDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMULLDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMULLDZ256rr $ymm16, $ymm1
$ymm16 = VPMULLDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMULLWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMULLWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMULLWZ256rr $ymm16, $ymm1
$ymm16 = VPMULLWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPMULUDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMULUDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMULUDQZ256rr $ymm16, $ymm1
$ymm16 = VPMULUDQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPORDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPORDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPORDZ256rr $ymm16, $ymm1
$ymm16 = VPORDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPORQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPORQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPORQZ256rr $ymm16, $ymm1
$ymm16 = VPORQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSUBBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSUBBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSUBBZ256rr $ymm16, $ymm1
$ymm16 = VPSUBBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSUBDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSUBDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSUBDZ256rr $ymm16, $ymm1
$ymm16 = VPSUBDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSUBQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSUBQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSUBQZ256rr $ymm16, $ymm1
$ymm16 = VPSUBQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSUBSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSUBSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSUBSBZ256rr $ymm16, $ymm1
$ymm16 = VPSUBSBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSUBSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSUBSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSUBSWZ256rr $ymm16, $ymm1
$ymm16 = VPSUBSWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSUBUSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSUBUSBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSUBUSBZ256rr $ymm16, $ymm1
$ymm16 = VPSUBUSBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSUBUSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSUBUSWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSUBUSWZ256rr $ymm16, $ymm1
$ymm16 = VPSUBUSWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSUBWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSUBWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSUBWZ256rr $ymm16, $ymm1
$ymm16 = VPSUBWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPXORDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPXORDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPXORDZ256rr $ymm16, $ymm1
$ymm16 = VPXORDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPXORQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPXORQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPXORQZ256rr $ymm16, $ymm1
$ymm16 = VPXORQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VADDPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VADDPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VADDPDZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VADDPDZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VADDPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VADDPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VADDPSZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VADDPSZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VANDNPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VANDNPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VANDNPDZ256rr $ymm16, $ymm1
$ymm16 = VANDNPDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VANDNPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VANDNPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VANDNPSZ256rr $ymm16, $ymm1
$ymm16 = VANDNPSZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VANDPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VANDPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VANDPDZ256rr $ymm16, $ymm1
$ymm16 = VANDPDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VANDPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VANDPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VANDPSZ256rr $ymm16, $ymm1
$ymm16 = VANDPSZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VDIVPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VDIVPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VDIVPDZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VDIVPDZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VDIVPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VDIVPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VDIVPSZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VDIVPSZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VMAXCPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VMAXCPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VMAXCPDZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VMAXCPDZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VMAXCPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VMAXCPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VMAXCPSZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VMAXCPSZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VMAXPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VMAXPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VMAXPDZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VMAXPDZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VMAXPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VMAXPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VMAXPSZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VMAXPSZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VMINCPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VMINCPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VMINCPDZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VMINCPDZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VMINCPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VMINCPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VMINCPSZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VMINCPSZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VMINPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VMINPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VMINPDZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VMINPDZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VMINPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VMINPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VMINPSZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VMINPSZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VXORPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VXORPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VXORPDZ256rr $ymm16, $ymm1
$ymm16 = VXORPDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VXORPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VXORPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VXORPSZ256rr $ymm16, $ymm1
$ymm16 = VXORPSZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPACKSSDWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPACKSSDWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPACKSSDWZ256rr $ymm16, $ymm1
$ymm16 = VPACKSSDWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPACKSSWBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPACKSSWBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPACKSSWBZ256rr $ymm16, $ymm1
$ymm16 = VPACKSSWBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPACKUSDWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPACKUSDWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPACKUSDWZ256rr $ymm16, $ymm1
$ymm16 = VPACKUSDWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPACKUSWBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPACKUSWBZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPACKUSWBZ256rr $ymm16, $ymm1
$ymm16 = VPACKUSWBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VUNPCKHPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VUNPCKHPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VUNPCKHPDZ256rr $ymm16, $ymm1
$ymm16 = VUNPCKHPDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VUNPCKHPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VUNPCKHPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VUNPCKHPSZ256rr $ymm16, $ymm1
$ymm16 = VUNPCKHPSZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VUNPCKLPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VUNPCKLPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VUNPCKLPDZ256rr $ymm16, $ymm1
$ymm16 = VUNPCKLPDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VUNPCKLPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VUNPCKLPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VUNPCKLPSZ256rr $ymm16, $ymm1
$ymm16 = VUNPCKLPSZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VSUBPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VSUBPDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VSUBPDZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VSUBPDZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VSUBPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VSUBPSZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VSUBPSZ256rr $ymm16, $ymm1, implicit $mxcsr
$ymm16 = VSUBPSZ256rr $ymm16, $ymm1, implicit $mxcsr
; CHECK: $ymm16 = VPUNPCKHBWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPUNPCKHBWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPUNPCKHBWZ256rr $ymm16, $ymm1
$ymm16 = VPUNPCKHBWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPUNPCKHDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPUNPCKHDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPUNPCKHDQZ256rr $ymm16, $ymm1
$ymm16 = VPUNPCKHDQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPUNPCKHQDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPUNPCKHQDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPUNPCKHQDQZ256rr $ymm16, $ymm1
$ymm16 = VPUNPCKHQDQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPUNPCKHWDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPUNPCKHWDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPUNPCKHWDZ256rr $ymm16, $ymm1
$ymm16 = VPUNPCKHWDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPUNPCKLBWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPUNPCKLBWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPUNPCKLBWZ256rr $ymm16, $ymm1
$ymm16 = VPUNPCKLBWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPUNPCKLDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPUNPCKLDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPUNPCKLDQZ256rr $ymm16, $ymm1
$ymm16 = VPUNPCKLDQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPUNPCKLQDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPUNPCKLQDQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPUNPCKLQDQZ256rr $ymm16, $ymm1
$ymm16 = VPUNPCKLQDQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPUNPCKLWDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPUNPCKLWDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPUNPCKLWDZ256rr $ymm16, $ymm1
$ymm16 = VPUNPCKLWDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VFMADD132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADD132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADD132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADD132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADD132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADD132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADD132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADD132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADD213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADD213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADD213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADD213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADD213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADD213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADD213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADD213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADD231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADD231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADD231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADD231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADD231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADD231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADD231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADD231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADDSUB132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADDSUB132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADDSUB132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADDSUB132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADDSUB213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADDSUB213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADDSUB213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADDSUB213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADDSUB231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADDSUB231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMADDSUB231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMADDSUB231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMADDSUB231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUB132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUB132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUB132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUB132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUB213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUB213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUB213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUB213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUB231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUB231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUB231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUB231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUB231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUBADD132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUBADD132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUBADD132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUBADD132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUBADD213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUBADD213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUBADD213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUBADD213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUBADD231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUBADD231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFMSUBADD231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFMSUBADD231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFMSUBADD231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMADD132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMADD132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMADD132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMADD132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMADD213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMADD213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMADD213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMADD213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMADD231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMADD231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMADD231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMADD231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMADD231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMSUB132PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMSUB132PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMSUB132PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMSUB132PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMSUB213PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMSUB213PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMSUB213PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMSUB213PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMSUB231PDZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMSUB231PDZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VFNMSUB231PSZ256m $ymm16, $ymm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VFNMSUB231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
$ymm16 = VFNMSUB231PSZ256r $ymm16, $ymm1, $ymm2, implicit $mxcsr
; CHECK: $ymm16 = VPSRADZ256ri $ymm16, 7
$ymm16 = VPSRADZ256ri $ymm16, 7
; CHECK: $ymm16 = VPSRADZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSRADZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSRADZ256rr $ymm16, $xmm1
$ymm16 = VPSRADZ256rr $ymm16, $xmm1
; CHECK: $ymm16 = VPSRAVDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSRAVDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSRAVDZ256rr $ymm16, $ymm1
$ymm16 = VPSRAVDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSRAWZ256ri $ymm16, 7
$ymm16 = VPSRAWZ256ri $ymm16, 7
; CHECK: $ymm16 = VPSRAWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSRAWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSRAWZ256rr $ymm16, $xmm1
$ymm16 = VPSRAWZ256rr $ymm16, $xmm1
; CHECK: $ymm16 = VPSRLDQZ256ri $ymm16, 7
$ymm16 = VPSRLDQZ256ri $ymm16, 7
; CHECK: $ymm16 = VPSRLDZ256ri $ymm16, 7
$ymm16 = VPSRLDZ256ri $ymm16, 7
; CHECK: $ymm16 = VPSRLDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSRLDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSRLDZ256rr $ymm16, $xmm1
$ymm16 = VPSRLDZ256rr $ymm16, $xmm1
; CHECK: $ymm16 = VPSRLQZ256ri $ymm16, 7
$ymm16 = VPSRLQZ256ri $ymm16, 7
; CHECK: $ymm16 = VPSRLQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSRLQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSRLQZ256rr $ymm16, $xmm1
$ymm16 = VPSRLQZ256rr $ymm16, $xmm1
; CHECK: $ymm16 = VPSRLVDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSRLVDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSRLVDZ256rr $ymm16, $ymm1
$ymm16 = VPSRLVDZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSRLVQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSRLVQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSRLVQZ256rr $ymm16, $ymm1
$ymm16 = VPSRLVQZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSRLWZ256ri $ymm16, 7
$ymm16 = VPSRLWZ256ri $ymm16, 7
; CHECK: $ymm16 = VPSRLWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSRLWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSRLWZ256rr $ymm16, $xmm1
$ymm16 = VPSRLWZ256rr $ymm16, $xmm1
; CHECK: $ymm16 = VPMOVSXBDZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVSXBDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVSXBDZ256rr $xmm0
$ymm16 = VPMOVSXBDZ256rr $xmm0
; CHECK: $ymm16 = VPMOVSXBQZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVSXBQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVSXBQZ256rr $xmm0
$ymm16 = VPMOVSXBQZ256rr $xmm0
; CHECK: $ymm16 = VPMOVSXBWZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVSXBWZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVSXBWZ256rr $xmm0
$ymm16 = VPMOVSXBWZ256rr $xmm0
; CHECK: $ymm16 = VPMOVSXDQZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVSXDQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVSXDQZ256rr $xmm0
$ymm16 = VPMOVSXDQZ256rr $xmm0
; CHECK: $ymm16 = VPMOVSXWDZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVSXWDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVSXWDZ256rr $xmm0
$ymm16 = VPMOVSXWDZ256rr $xmm0
; CHECK: $ymm16 = VPMOVSXWQZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVSXWQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVSXWQZ256rr $xmm0
$ymm16 = VPMOVSXWQZ256rr $xmm0
; CHECK: $ymm16 = VPMOVZXBDZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVZXBDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVZXBDZ256rr $xmm0
$ymm16 = VPMOVZXBDZ256rr $xmm0
; CHECK: $ymm16 = VPMOVZXBQZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVZXBQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVZXBQZ256rr $xmm0
$ymm16 = VPMOVZXBQZ256rr $xmm0
; CHECK: $ymm16 = VPMOVZXBWZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVZXBWZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVZXBWZ256rr $xmm0
$ymm16 = VPMOVZXBWZ256rr $xmm0
; CHECK: $ymm16 = VPMOVZXDQZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVZXDQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVZXDQZ256rr $xmm0
$ymm16 = VPMOVZXDQZ256rr $xmm0
; CHECK: $ymm16 = VPMOVZXWDZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVZXWDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVZXWDZ256rr $xmm0
$ymm16 = VPMOVZXWDZ256rr $xmm0
; CHECK: $ymm16 = VPMOVZXWQZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPMOVZXWQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPMOVZXWQZ256rr $xmm0
$ymm16 = VPMOVZXWQZ256rr $xmm0
; CHECK: $ymm16 = VBROADCASTF32X2Z256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VBROADCASTF32X2Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VBROADCASTF32X2Z256rr $xmm16
$ymm16 = VBROADCASTF32X2Z256rr $xmm16
; CHECK: $ymm16 = VBROADCASTF32X4Z256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VBROADCASTF32X4Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VBROADCASTSDZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VBROADCASTSDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VBROADCASTSDZ256rr $xmm0
$ymm16 = VBROADCASTSDZ256rr $xmm0
; CHECK: $ymm16 = VBROADCASTSSZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VBROADCASTSSZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VBROADCASTSSZ256rr $xmm0
$ymm16 = VBROADCASTSSZ256rr $xmm0
; CHECK: $ymm16 = VPBROADCASTBZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPBROADCASTBZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPBROADCASTBZ256rr $xmm0
$ymm16 = VPBROADCASTBZ256rr $xmm0
; CHECK: $ymm16 = VPBROADCASTDZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPBROADCASTDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPBROADCASTDZ256rr $xmm0
$ymm16 = VPBROADCASTDZ256rr $xmm0
; CHECK: $ymm16 = VPBROADCASTWZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPBROADCASTWZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPBROADCASTWZ256rr $xmm0
$ymm16 = VPBROADCASTWZ256rr $xmm0
; CHECK: $ymm16 = VBROADCASTI32X4Z256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VBROADCASTI32X4Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VBROADCASTI32X2Z256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VBROADCASTI32X2Z256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VBROADCASTI32X2Z256rr $xmm16
$ymm16 = VBROADCASTI32X2Z256rr $xmm16
; CHECK: $ymm16 = VPBROADCASTQZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPBROADCASTQZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPBROADCASTQZ256rr $xmm0
$ymm16 = VPBROADCASTQZ256rr $xmm0
; CHECK: $ymm16 = VPABSBZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPABSBZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPABSBZ256rr $ymm16
$ymm16 = VPABSBZ256rr $ymm16
; CHECK: $ymm16 = VPABSDZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPABSDZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPABSDZ256rr $ymm16
$ymm16 = VPABSDZ256rr $ymm16
; CHECK: $ymm16 = VPABSWZ256rm $rip, 1, $noreg, 0, $noreg
$ymm16 = VPABSWZ256rm $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPABSWZ256rr $ymm16
$ymm16 = VPABSWZ256rr $ymm16
; CHECK: $ymm16 = VPSADBWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSADBWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSADBWZ256rr $ymm16, $ymm1
$ymm16 = VPSADBWZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPERMDZ256rm $ymm16, $rdi, 1, $noreg, 0, $noreg
$ymm16 = VPERMDZ256rm $ymm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPERMDZ256rr $ymm1, $ymm16
$ymm16 = VPERMDZ256rr $ymm1, $ymm16
; CHECK: $ymm16 = VPERMILPDZ256mi $rdi, 1, $noreg, 0, $noreg, 7
$ymm16 = VPERMILPDZ256mi $rdi, 1, $noreg, 0, $noreg, 7
; CHECK: $ymm16 = VPERMILPDZ256ri $ymm16, 7
$ymm16 = VPERMILPDZ256ri $ymm16, 7
; CHECK: $ymm16 = VPERMILPDZ256rm $ymm16, $rdi, 1, $noreg, 0, $noreg
$ymm16 = VPERMILPDZ256rm $ymm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPERMILPDZ256rr $ymm1, $ymm16
$ymm16 = VPERMILPDZ256rr $ymm1, $ymm16
; CHECK: $ymm16 = VPERMILPSZ256mi $rdi, 1, $noreg, 0, $noreg, 7
$ymm16 = VPERMILPSZ256mi $rdi, 1, $noreg, 0, $noreg, 7
; CHECK: $ymm16 = VPERMILPSZ256ri $ymm16, 7
$ymm16 = VPERMILPSZ256ri $ymm16, 7
; CHECK: $ymm16 = VPERMILPSZ256rm $ymm16, $rdi, 1, $noreg, 0, $noreg
$ymm16 = VPERMILPSZ256rm $ymm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPERMILPSZ256rr $ymm1, $ymm16
$ymm16 = VPERMILPSZ256rr $ymm1, $ymm16
; CHECK: $ymm16 = VPERMPDZ256mi $rdi, 1, $noreg, 0, $noreg, 7
$ymm16 = VPERMPDZ256mi $rdi, 1, $noreg, 0, $noreg, 7
; CHECK: $ymm16 = VPERMPDZ256ri $ymm16, 7
$ymm16 = VPERMPDZ256ri $ymm16, 7
; CHECK: $ymm16 = VPERMPSZ256rm $ymm16, $rdi, 1, $noreg, 0, $noreg
$ymm16 = VPERMPSZ256rm $ymm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPERMPSZ256rr $ymm1, $ymm16
$ymm16 = VPERMPSZ256rr $ymm1, $ymm16
; CHECK: $ymm16 = VPERMQZ256mi $rdi, 1, $noreg, 0, $noreg, 7
$ymm16 = VPERMQZ256mi $rdi, 1, $noreg, 0, $noreg, 7
; CHECK: $ymm16 = VPERMQZ256ri $ymm16, 7
$ymm16 = VPERMQZ256ri $ymm16, 7
; CHECK: $ymm16 = VPSLLDQZ256ri $ymm16, 14
$ymm16 = VPSLLDQZ256ri $ymm16, 14
; CHECK: $ymm16 = VPSLLDZ256ri $ymm16, 7
$ymm16 = VPSLLDZ256ri $ymm16, 7
; CHECK: $ymm16 = VPSLLDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSLLDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSLLDZ256rr $ymm16, $xmm16
$ymm16 = VPSLLDZ256rr $ymm16, $xmm16
; CHECK: $ymm16 = VPSLLQZ256ri $ymm16, 7
$ymm16 = VPSLLQZ256ri $ymm16, 7
; CHECK: $ymm16 = VPSLLQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSLLQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSLLQZ256rr $ymm16, $xmm16
$ymm16 = VPSLLQZ256rr $ymm16, $xmm16
; CHECK: $ymm16 = VPSLLVDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSLLVDZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSLLVDZ256rr $ymm16, $ymm16
$ymm16 = VPSLLVDZ256rr $ymm16, $ymm16
; CHECK: $ymm16 = VPSLLVQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSLLVQZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSLLVQZ256rr $ymm16, $ymm16
$ymm16 = VPSLLVQZ256rr $ymm16, $ymm16
; CHECK: $ymm16 = VPSLLWZ256ri $ymm16, 7
$ymm16 = VPSLLWZ256ri $ymm16, 7
; CHECK: $ymm16 = VPSLLWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
$ymm16 = VPSLLWZ256rm $ymm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSLLWZ256rr $ymm16, $xmm16
$ymm16 = VPSLLWZ256rr $ymm16, $xmm16
; CHECK: $ymm16 = VCVTDQ2PDZ256rm $rdi, 1, $noreg, 0, $noreg
$ymm16 = VCVTDQ2PDZ256rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VCVTDQ2PDZ256rr $xmm0
$ymm16 = VCVTDQ2PDZ256rr $xmm0, implicit $mxcsr
; CHECK: $ymm16 = VCVTDQ2PSZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VCVTDQ2PSZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VCVTDQ2PSZ256rr $ymm16, implicit $mxcsr
$ymm16 = VCVTDQ2PSZ256rr $ymm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTPD2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTPD2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTPD2DQZ256rr $ymm16, implicit $mxcsr
$xmm16 = VCVTPD2DQZ256rr $ymm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTPD2PSZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTPD2PSZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTPD2PSZ256rr $ymm16, implicit $mxcsr
$xmm16 = VCVTPD2PSZ256rr $ymm16, implicit $mxcsr
; CHECK: $ymm16 = VCVTPS2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VCVTPS2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VCVTPS2DQZ256rr $ymm16, implicit $mxcsr
$ymm16 = VCVTPS2DQZ256rr $ymm16, implicit $mxcsr
; CHECK: $ymm16 = VCVTPS2PDZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VCVTPS2PDZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VCVTPS2PDZ256rr $xmm0, implicit $mxcsr
$ymm16 = VCVTPS2PDZ256rr $xmm0, implicit $mxcsr
; CHECK: VCVTPS2PHZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16, 0, implicit $mxcsr
VCVTPS2PHZ256mr $rdi, 1, $noreg, 0, $noreg, $ymm16, 0, implicit $mxcsr
; CHECK: $xmm0 = VCVTPS2PHZ256rr $ymm16, 0, implicit $mxcsr
$xmm0 = VCVTPS2PHZ256rr $ymm16, 0, implicit $mxcsr
; CHECK: $ymm16 = VCVTPH2PSZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VCVTPH2PSZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VCVTPH2PSZ256rr $xmm16, implicit $mxcsr
$ymm16 = VCVTPH2PSZ256rr $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTTPD2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTTPD2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTTPD2DQZ256rr $ymm16, implicit $mxcsr
$xmm16 = VCVTTPD2DQZ256rr $ymm16, implicit $mxcsr
; CHECK: $ymm16 = VCVTTPS2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VCVTTPS2DQZ256rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VCVTTPS2DQZ256rr $ymm16, implicit $mxcsr
$ymm16 = VCVTTPS2DQZ256rr $ymm16, implicit $mxcsr
; CHECK: $ymm16 = VSQRTPDZ256m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VSQRTPDZ256m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VSQRTPDZ256r $ymm16, implicit $mxcsr
$ymm16 = VSQRTPDZ256r $ymm16, implicit $mxcsr
; CHECK: $ymm16 = VSQRTPSZ256m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$ymm16 = VSQRTPSZ256m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $ymm16 = VSQRTPSZ256r $ymm16, implicit $mxcsr
$ymm16 = VSQRTPSZ256r $ymm16, implicit $mxcsr
; CHECK: $ymm16 = VPALIGNRZ256rmi $ymm16, $rdi, 1, $noreg, 0, $noreg, 1
$ymm16 = VPALIGNRZ256rmi $ymm16, $rdi, 1, $noreg, 0, $noreg, 1
; CHECK: $ymm16 = VPALIGNRZ256rri $ymm16, $ymm1, 1
$ymm16 = VPALIGNRZ256rri $ymm16, $ymm1, 1
; CHECK: $ymm16 = VMOVUPSZ256rm $rdi, 1, $noreg, 0, $noreg
$ymm16 = VMOVUPSZ256rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VMOVUPSZ256rr $ymm16
$ymm16 = VMOVUPSZ256rr $ymm16
; CHECK: $ymm16 = VMOVUPSZ256rr_REV $ymm16
$ymm16 = VMOVUPSZ256rr_REV $ymm16
; CHECK: $ymm16 = VPSHUFBZ256rm $ymm16, $rdi, 1, $noreg, 0, $noreg
$ymm16 = VPSHUFBZ256rm $ymm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $ymm16 = VPSHUFBZ256rr $ymm16, $ymm1
$ymm16 = VPSHUFBZ256rr $ymm16, $ymm1
; CHECK: $ymm16 = VPSHUFDZ256mi $rdi, 1, $noreg, 0, $noreg, -24
$ymm16 = VPSHUFDZ256mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $ymm16 = VPSHUFDZ256ri $ymm16, -24
$ymm16 = VPSHUFDZ256ri $ymm16, -24
; CHECK: $ymm16 = VPSHUFHWZ256mi $rdi, 1, $noreg, 0, $noreg, -24
$ymm16 = VPSHUFHWZ256mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $ymm16 = VPSHUFHWZ256ri $ymm16, -24
$ymm16 = VPSHUFHWZ256ri $ymm16, -24
; CHECK: $ymm16 = VPSHUFLWZ256mi $rdi, 1, $noreg, 0, $noreg, -24
$ymm16 = VPSHUFLWZ256mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $ymm16 = VPSHUFLWZ256ri $ymm16, -24
$ymm16 = VPSHUFLWZ256ri $ymm16, -24
; CHECK: $ymm16 = VSHUFPDZ256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, -24
$ymm16 = VSHUFPDZ256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, -24
; CHECK: $ymm16 = VSHUFPDZ256rri $ymm16, $ymm1, -24
$ymm16 = VSHUFPDZ256rri $ymm16, $ymm1, -24
; CHECK: $ymm16 = VSHUFPSZ256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, -24
$ymm16 = VSHUFPSZ256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, -24
; CHECK: $ymm16 = VSHUFPSZ256rri $ymm16, $ymm1, -24
$ymm16 = VSHUFPSZ256rri $ymm16, $ymm1, -24
; CHECK: $ymm16 = VRNDSCALEPDZ256rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$ymm16 = VRNDSCALEPDZ256rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $ymm16 = VRNDSCALEPDZ256rri $ymm16, 15, implicit $mxcsr
$ymm16 = VRNDSCALEPDZ256rri $ymm16, 15, implicit $mxcsr
; CHECK: $ymm16 = VRNDSCALEPSZ256rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$ymm16 = VRNDSCALEPSZ256rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $ymm16 = VRNDSCALEPSZ256rri $ymm16, 15, implicit $mxcsr
$ymm16 = VRNDSCALEPSZ256rri $ymm16, 15, implicit $mxcsr
; CHECK: $ymm0 = VRNDSCALEPDZ256rmi $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
$ymm0 = VRNDSCALEPDZ256rmi $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
; CHECK: $ymm0 = VRNDSCALEPDZ256rri $ymm0, 31, implicit $mxcsr
$ymm0 = VRNDSCALEPDZ256rri $ymm0, 31, implicit $mxcsr
; CHECK: $ymm0 = VRNDSCALEPSZ256rmi $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
$ymm0 = VRNDSCALEPSZ256rmi $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
; CHECK: $ymm0 = VRNDSCALEPSZ256rri $ymm0, 31, implicit $mxcsr
$ymm0 = VRNDSCALEPSZ256rri $ymm0, 31, implicit $mxcsr
; CHECK: $ymm16 = VSHUFF32X4Z256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, 228
$ymm16 = VSHUFF32X4Z256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, 228
; CHECK: $ymm16 = VSHUFF32X4Z256rri $ymm16, $ymm1, 228
$ymm16 = VSHUFF32X4Z256rri $ymm16, $ymm1, 228
; CHECK: $ymm16 = VSHUFF64X2Z256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, 228
$ymm16 = VSHUFF64X2Z256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, 228
; CHECK: $ymm16 = VSHUFF64X2Z256rri $ymm16, $ymm1, 228
$ymm16 = VSHUFF64X2Z256rri $ymm16, $ymm1, 228
; CHECK: $ymm16 = VSHUFI32X4Z256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, 228
$ymm16 = VSHUFI32X4Z256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, 228
; CHECK: $ymm16 = VSHUFI32X4Z256rri $ymm16, $ymm1, 228
$ymm16 = VSHUFI32X4Z256rri $ymm16, $ymm1, 228
; CHECK: $ymm16 = VSHUFI64X2Z256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, 228
$ymm16 = VSHUFI64X2Z256rmi $ymm16, $rip, 1, $noreg, 0, $noreg, 228
; CHECK: $ymm16 = VSHUFI64X2Z256rri $ymm16, $ymm1, 228
$ymm16 = VSHUFI64X2Z256rri $ymm16, $ymm1, 228
RET64
...
---
# CHECK-LABEL: name: evex_z128_to_evex_test
# CHECK: bb.0:
name: evex_z128_to_evex_test
body: |
bb.0:
; CHECK: VMOVAPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVAPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVAPDZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVAPDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVAPDZ128rr $xmm16
$xmm16 = VMOVAPDZ128rr $xmm16
; CHECK: VMOVAPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVAPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVAPSZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVAPSZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVAPSZ128rr $xmm16
$xmm16 = VMOVAPSZ128rr $xmm16
; CHECK: VMOVDQA32Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVDQA32Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVDQA32Z128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVDQA32Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVDQA32Z128rr $xmm16
$xmm16 = VMOVDQA32Z128rr $xmm16
; CHECK: VMOVDQA64Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVDQA64Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVDQA64Z128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVDQA64Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVDQA64Z128rr $xmm16
$xmm16 = VMOVDQA64Z128rr $xmm16
; CHECK: VMOVDQU16Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVDQU16Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVDQU16Z128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVDQU16Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVDQU16Z128rr $xmm16
$xmm16 = VMOVDQU16Z128rr $xmm16
; CHECK: VMOVDQU32Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVDQU32Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVDQU32Z128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVDQU32Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVDQU32Z128rr $xmm16
$xmm16 = VMOVDQU32Z128rr $xmm16
; CHECK: VMOVDQU64Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVDQU64Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVDQU64Z128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVDQU64Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVDQU64Z128rr $xmm16
$xmm16 = VMOVDQU64Z128rr $xmm16
; CHECK: VMOVDQU8Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVDQU8Z128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVDQU8Z128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVDQU8Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVDQU8Z128rr $xmm16
$xmm16 = VMOVDQU8Z128rr $xmm16
; CHECK: $xmm16 = VMOVDQU8Z128rr_REV $xmm16
$xmm16 = VMOVDQU8Z128rr_REV $xmm16
; CHECK: $xmm16 = VMOVNTDQAZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVNTDQAZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: VMOVUPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVUPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVUPDZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVUPDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVUPDZ128rr $xmm16
$xmm16 = VMOVUPDZ128rr $xmm16
; CHECK: $xmm16 = VMOVUPDZ128rr_REV $xmm16
$xmm16 = VMOVUPDZ128rr_REV $xmm16
; CHECK: VMOVUPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVUPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVUPSZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVUPSZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVUPSZ128rr $xmm16
$xmm16 = VMOVUPSZ128rr $xmm16
; CHECK: $xmm16 = VMOVUPSZ128rr_REV $xmm16
$xmm16 = VMOVUPSZ128rr_REV $xmm16
; CHECK: VMOVNTDQZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVNTDQZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: VMOVNTPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVNTPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: VMOVNTPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVNTPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVAPDZ128rr_REV $xmm16
$xmm16 = VMOVAPDZ128rr_REV $xmm16
; CHECK: $xmm16 = VMOVAPSZ128rr_REV $xmm16
$xmm16 = VMOVAPSZ128rr_REV $xmm16
; CHECK: $xmm16 = VMOVDQA32Z128rr_REV $xmm16
$xmm16 = VMOVDQA32Z128rr_REV $xmm16
; CHECK: $xmm16 = VMOVDQA64Z128rr_REV $xmm16
$xmm16 = VMOVDQA64Z128rr_REV $xmm16
; CHECK: $xmm16 = VMOVDQU16Z128rr_REV $xmm16
$xmm16 = VMOVDQU16Z128rr_REV $xmm16
; CHECK: $xmm16 = VMOVDQU32Z128rr_REV $xmm16
$xmm16 = VMOVDQU32Z128rr_REV $xmm16
; CHECK: $xmm16 = VMOVDQU64Z128rr_REV $xmm16
$xmm16 = VMOVDQU64Z128rr_REV $xmm16
; CHECK: $xmm16 = VPMOVSXBDZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVSXBDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVSXBDZ128rr $xmm16
$xmm16 = VPMOVSXBDZ128rr $xmm16
; CHECK: $xmm16 = VPMOVSXBQZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVSXBQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVSXBQZ128rr $xmm16
$xmm16 = VPMOVSXBQZ128rr $xmm16
; CHECK: $xmm16 = VPMOVSXBWZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVSXBWZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVSXBWZ128rr $xmm16
$xmm16 = VPMOVSXBWZ128rr $xmm16
; CHECK: $xmm16 = VPMOVSXDQZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVSXDQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVSXDQZ128rr $xmm16
$xmm16 = VPMOVSXDQZ128rr $xmm16
; CHECK: $xmm16 = VPMOVSXWDZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVSXWDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVSXWDZ128rr $xmm16
$xmm16 = VPMOVSXWDZ128rr $xmm16
; CHECK: $xmm16 = VPMOVSXWQZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVSXWQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVSXWQZ128rr $xmm16
$xmm16 = VPMOVSXWQZ128rr $xmm16
; CHECK: $xmm16 = VPMOVZXBDZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVZXBDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVZXBDZ128rr $xmm16
$xmm16 = VPMOVZXBDZ128rr $xmm16
; CHECK: $xmm16 = VPMOVZXBQZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVZXBQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVZXBQZ128rr $xmm16
$xmm16 = VPMOVZXBQZ128rr $xmm16
; CHECK: $xmm16 = VPMOVZXBWZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVZXBWZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVZXBWZ128rr $xmm16
$xmm16 = VPMOVZXBWZ128rr $xmm16
; CHECK: $xmm16 = VPMOVZXDQZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVZXDQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVZXDQZ128rr $xmm16
$xmm16 = VPMOVZXDQZ128rr $xmm16
; CHECK: $xmm16 = VPMOVZXWDZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVZXWDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVZXWDZ128rr $xmm16
$xmm16 = VPMOVZXWDZ128rr $xmm16
; CHECK: $xmm16 = VPMOVZXWQZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMOVZXWQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMOVZXWQZ128rr $xmm16
$xmm16 = VPMOVZXWQZ128rr $xmm16
; CHECK: VMOVHPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVHPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVHPDZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
$xmm16 = VMOVHPDZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: VMOVHPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVHPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVHPSZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
$xmm16 = VMOVHPSZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: VMOVLPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVLPDZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVLPDZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
$xmm16 = VMOVLPDZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: VMOVLPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVLPSZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVLPSZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
$xmm16 = VMOVLPSZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMAXCPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMAXCPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMAXCPDZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMAXCPDZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMAXCPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMAXCPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMAXCPSZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMAXCPSZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMAXPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMAXPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMAXPDZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMAXPDZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMAXPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMAXPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMAXPSZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMAXPSZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMINCPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMINCPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMINCPDZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMINCPDZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMINCPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMINCPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMINCPSZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMINCPSZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMINPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMINPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMINPDZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMINPDZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMINPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMINPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMINPSZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMINPSZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMULPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMULPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMULPDZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMULPDZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMULPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMULPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMULPSZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMULPSZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VORPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VORPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VORPDZ128rr $xmm16, $xmm1
$xmm16 = VORPDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VORPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VORPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VORPSZ128rr $xmm16, $xmm1
$xmm16 = VORPSZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPADDBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPADDBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPADDBZ128rr $xmm16, $xmm1
$xmm16 = VPADDBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPADDDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPADDDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPADDDZ128rr $xmm16, $xmm1
$xmm16 = VPADDDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPADDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPADDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPADDQZ128rr $xmm16, $xmm1
$xmm16 = VPADDQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPADDSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPADDSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPADDSBZ128rr $xmm16, $xmm1
$xmm16 = VPADDSBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPADDSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPADDSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPADDSWZ128rr $xmm16, $xmm1
$xmm16 = VPADDSWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPADDUSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPADDUSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPADDUSBZ128rr $xmm16, $xmm1
$xmm16 = VPADDUSBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPADDUSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPADDUSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPADDUSWZ128rr $xmm16, $xmm1
$xmm16 = VPADDUSWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPADDWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPADDWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPADDWZ128rr $xmm16, $xmm1
$xmm16 = VPADDWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPANDDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPANDDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPANDDZ128rr $xmm16, $xmm1
$xmm16 = VPANDDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPANDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPANDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPANDQZ128rr $xmm16, $xmm1
$xmm16 = VPANDQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPANDNDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPANDNDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPANDNDZ128rr $xmm16, $xmm1
$xmm16 = VPANDNDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPANDNQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPANDNQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPANDNQZ128rr $xmm16, $xmm1
$xmm16 = VPANDNQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPAVGBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPAVGBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPAVGBZ128rr $xmm16, $xmm1
$xmm16 = VPAVGBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPAVGWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPAVGWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPAVGWZ128rr $xmm16, $xmm1
$xmm16 = VPAVGWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMAXSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMAXSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMAXSBZ128rr $xmm16, $xmm1
$xmm16 = VPMAXSBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMAXSDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMAXSDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMAXSDZ128rr $xmm16, $xmm1
$xmm16 = VPMAXSDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMAXSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMAXSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMAXSWZ128rr $xmm16, $xmm1
$xmm16 = VPMAXSWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMAXUBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMAXUBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMAXUBZ128rr $xmm16, $xmm1
$xmm16 = VPMAXUBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMAXUDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMAXUDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMAXUDZ128rr $xmm16, $xmm1
$xmm16 = VPMAXUDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMAXUWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMAXUWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMAXUWZ128rr $xmm16, $xmm1
$xmm16 = VPMAXUWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMINSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMINSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMINSBZ128rr $xmm16, $xmm1
$xmm16 = VPMINSBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMINSDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMINSDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMINSDZ128rr $xmm16, $xmm1
$xmm16 = VPMINSDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMINSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMINSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMINSWZ128rr $xmm16, $xmm1
$xmm16 = VPMINSWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMINUBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMINUBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMINUBZ128rr $xmm16, $xmm1
$xmm16 = VPMINUBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMINUDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMINUDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMINUDZ128rr $xmm16, $xmm1
$xmm16 = VPMINUDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMINUWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMINUWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMINUWZ128rr $xmm16, $xmm1
$xmm16 = VPMINUWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMULDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMULDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMULDQZ128rr $xmm16, $xmm1
$xmm16 = VPMULDQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMULHRSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMULHRSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMULHRSWZ128rr $xmm16, $xmm1
$xmm16 = VPMULHRSWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMULHUWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMULHUWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMULHUWZ128rr $xmm16, $xmm1
$xmm16 = VPMULHUWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMULHWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMULHWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMULHWZ128rr $xmm16, $xmm1
$xmm16 = VPMULHWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMULLDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMULLDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMULLDZ128rr $xmm16, $xmm1
$xmm16 = VPMULLDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMULLWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMULLWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMULLWZ128rr $xmm16, $xmm1
$xmm16 = VPMULLWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMULUDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMULUDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMULUDQZ128rr $xmm16, $xmm1
$xmm16 = VPMULUDQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPORDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPORDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPORDZ128rr $xmm16, $xmm1
$xmm16 = VPORDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPORQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPORQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPORQZ128rr $xmm16, $xmm1
$xmm16 = VPORQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPSUBBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSUBBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSUBBZ128rr $xmm16, $xmm1
$xmm16 = VPSUBBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPSUBDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSUBDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSUBDZ128rr $xmm16, $xmm1
$xmm16 = VPSUBDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPSUBQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSUBQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSUBQZ128rr $xmm16, $xmm1
$xmm16 = VPSUBQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPSUBSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSUBSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSUBSBZ128rr $xmm16, $xmm1
$xmm16 = VPSUBSBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPSUBSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSUBSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSUBSWZ128rr $xmm16, $xmm1
$xmm16 = VPSUBSWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPSUBUSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSUBUSBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSUBUSBZ128rr $xmm16, $xmm1
$xmm16 = VPSUBUSBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPSUBUSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSUBUSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSUBUSWZ128rr $xmm16, $xmm1
$xmm16 = VPSUBUSWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPSUBWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSUBWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSUBWZ128rr $xmm16, $xmm1
$xmm16 = VPSUBWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VADDPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VADDPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VADDPDZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VADDPDZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VADDPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VADDPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VADDPSZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VADDPSZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VANDNPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VANDNPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VANDNPDZ128rr $xmm16, $xmm1
$xmm16 = VANDNPDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VANDNPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VANDNPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VANDNPSZ128rr $xmm16, $xmm1
$xmm16 = VANDNPSZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VANDPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VANDPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VANDPDZ128rr $xmm16, $xmm1
$xmm16 = VANDPDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VANDPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VANDPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VANDPSZ128rr $xmm16, $xmm1
$xmm16 = VANDPSZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VDIVPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VDIVPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VDIVPDZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VDIVPDZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VDIVPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VDIVPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VDIVPSZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VDIVPSZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VPXORDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPXORDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPXORDZ128rr $xmm16, $xmm1
$xmm16 = VPXORDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPXORQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPXORQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPXORQZ128rr $xmm16, $xmm1
$xmm16 = VPXORQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VSUBPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSUBPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSUBPDZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VSUBPDZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VSUBPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSUBPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSUBPSZ128rr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VSUBPSZ128rr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VXORPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VXORPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VXORPDZ128rr $xmm16, $xmm1
$xmm16 = VXORPDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VXORPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VXORPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VXORPSZ128rr $xmm16, $xmm1
$xmm16 = VXORPSZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMADDUBSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMADDUBSWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMADDUBSWZ128rr $xmm16, $xmm1
$xmm16 = VPMADDUBSWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPMADDWDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPMADDWDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPMADDWDZ128rr $xmm16, $xmm1
$xmm16 = VPMADDWDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPACKSSDWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPACKSSDWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPACKSSDWZ128rr $xmm16, $xmm1
$xmm16 = VPACKSSDWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPACKSSWBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPACKSSWBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPACKSSWBZ128rr $xmm16, $xmm1
$xmm16 = VPACKSSWBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPACKUSDWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPACKUSDWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPACKUSDWZ128rr $xmm16, $xmm1
$xmm16 = VPACKUSDWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPACKUSWBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPACKUSWBZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPACKUSWBZ128rr $xmm16, $xmm1
$xmm16 = VPACKUSWBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPUNPCKHBWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPUNPCKHBWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPUNPCKHBWZ128rr $xmm16, $xmm1
$xmm16 = VPUNPCKHBWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPUNPCKHDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPUNPCKHDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPUNPCKHDQZ128rr $xmm16, $xmm1
$xmm16 = VPUNPCKHDQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPUNPCKHQDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPUNPCKHQDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPUNPCKHQDQZ128rr $xmm16, $xmm1
$xmm16 = VPUNPCKHQDQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPUNPCKHWDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPUNPCKHWDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPUNPCKHWDZ128rr $xmm16, $xmm1
$xmm16 = VPUNPCKHWDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPUNPCKLBWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPUNPCKLBWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPUNPCKLBWZ128rr $xmm16, $xmm1
$xmm16 = VPUNPCKLBWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPUNPCKLDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPUNPCKLDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPUNPCKLDQZ128rr $xmm16, $xmm1
$xmm16 = VPUNPCKLDQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPUNPCKLQDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPUNPCKLQDQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPUNPCKLQDQZ128rr $xmm16, $xmm1
$xmm16 = VPUNPCKLQDQZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPUNPCKLWDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPUNPCKLWDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPUNPCKLWDZ128rr $xmm16, $xmm1
$xmm16 = VPUNPCKLWDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VUNPCKHPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VUNPCKHPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VUNPCKHPDZ128rr $xmm16, $xmm1
$xmm16 = VUNPCKHPDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VUNPCKHPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VUNPCKHPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VUNPCKHPSZ128rr $xmm16, $xmm1
$xmm16 = VUNPCKHPSZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VUNPCKLPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VUNPCKLPDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VUNPCKLPDZ128rr $xmm16, $xmm1
$xmm16 = VUNPCKLPDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VUNPCKLPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VUNPCKLPSZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VUNPCKLPSZ128rr $xmm16, $xmm1
$xmm16 = VUNPCKLPSZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VFMADD132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADDSUB132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADDSUB132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADDSUB132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADDSUB132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADDSUB213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADDSUB213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADDSUB213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADDSUB213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADDSUB231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADDSUB231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADDSUB231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADDSUB231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADDSUB231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUBADD132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUBADD132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUBADD132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUBADD132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUBADD213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUBADD213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUBADD213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUBADD213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUBADD231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUBADD231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUBADD231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUBADD231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUBADD231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB132PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB132PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB132PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB132PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB213PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB213PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB213PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB213PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB231PDZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB231PDZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB231PSZ128m $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB231PSZ128r $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VPSLLDZ128ri $xmm16, 7
$xmm16 = VPSLLDZ128ri $xmm16, 7
; CHECK: $xmm16 = VPSLLDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSLLDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSLLDZ128rr $xmm16, $xmm16
$xmm16 = VPSLLDZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSLLQZ128ri $xmm16, 7
$xmm16 = VPSLLQZ128ri $xmm16, 7
; CHECK: $xmm16 = VPSLLQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSLLQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSLLQZ128rr $xmm16, $xmm16
$xmm16 = VPSLLQZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSLLVDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSLLVDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSLLVDZ128rr $xmm16, $xmm16
$xmm16 = VPSLLVDZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSLLVQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSLLVQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSLLVQZ128rr $xmm16, $xmm16
$xmm16 = VPSLLVQZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSLLWZ128ri $xmm16, 7
$xmm16 = VPSLLWZ128ri $xmm16, 7
; CHECK: $xmm16 = VPSLLWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSLLWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSLLWZ128rr $xmm16, $xmm16
$xmm16 = VPSLLWZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSRADZ128ri $xmm16, 7
$xmm16 = VPSRADZ128ri $xmm16, 7
; CHECK: $xmm16 = VPSRADZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSRADZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSRADZ128rr $xmm16, $xmm16
$xmm16 = VPSRADZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSRAVDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSRAVDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSRAVDZ128rr $xmm16, $xmm16
$xmm16 = VPSRAVDZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSRAWZ128ri $xmm16, 7
$xmm16 = VPSRAWZ128ri $xmm16, 7
; CHECK: $xmm16 = VPSRAWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSRAWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSRAWZ128rr $xmm16, $xmm16
$xmm16 = VPSRAWZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSRLDQZ128ri $xmm16, 14
$xmm16 = VPSRLDQZ128ri $xmm16, 14
; CHECK: $xmm16 = VPSRLDZ128ri $xmm16, 7
$xmm16 = VPSRLDZ128ri $xmm16, 7
; CHECK: $xmm16 = VPSRLDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSRLDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSRLDZ128rr $xmm16, $xmm16
$xmm16 = VPSRLDZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSRLQZ128ri $xmm16, 7
$xmm16 = VPSRLQZ128ri $xmm16, 7
; CHECK: $xmm16 = VPSRLQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSRLQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSRLQZ128rr $xmm16, $xmm16
$xmm16 = VPSRLQZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSRLVDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSRLVDZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSRLVDZ128rr $xmm16, $xmm16
$xmm16 = VPSRLVDZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSRLVQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSRLVQZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSRLVQZ128rr $xmm16, $xmm16
$xmm16 = VPSRLVQZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPSRLWZ128ri $xmm16, 7
$xmm16 = VPSRLWZ128ri $xmm16, 7
; CHECK: $xmm16 = VPSRLWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSRLWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSRLWZ128rr $xmm16, $xmm16
$xmm16 = VPSRLWZ128rr $xmm16, $xmm16
; CHECK: $xmm16 = VPERMILPDZ128mi $rdi, 1, $noreg, 0, $noreg, 9
$xmm16 = VPERMILPDZ128mi $rdi, 1, $noreg, 0, $noreg, 9
; CHECK: $xmm16 = VPERMILPDZ128ri $xmm16, 9
$xmm16 = VPERMILPDZ128ri $xmm16, 9
; CHECK: $xmm16 = VPERMILPDZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
$xmm16 = VPERMILPDZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPERMILPDZ128rr $xmm16, $xmm1
$xmm16 = VPERMILPDZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPERMILPSZ128mi $rdi, 1, $noreg, 0, $noreg, 9
$xmm16 = VPERMILPSZ128mi $rdi, 1, $noreg, 0, $noreg, 9
; CHECK: $xmm16 = VPERMILPSZ128ri $xmm16, 9
$xmm16 = VPERMILPSZ128ri $xmm16, 9
; CHECK: $xmm16 = VPERMILPSZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
$xmm16 = VPERMILPSZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPERMILPSZ128rr $xmm16, $xmm1
$xmm16 = VPERMILPSZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VCVTPH2PSZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTPH2PSZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTPH2PSZ128rr $xmm16, implicit $mxcsr
$xmm16 = VCVTPH2PSZ128rr $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTDQ2PDZ128rm $rdi, 1, $noreg, 0, $noreg
$xmm16 = VCVTDQ2PDZ128rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VCVTDQ2PDZ128rr $xmm16
$xmm16 = VCVTDQ2PDZ128rr $xmm16
; CHECK: $xmm16 = VCVTDQ2PSZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTDQ2PSZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTDQ2PSZ128rr $xmm16, implicit $mxcsr
$xmm16 = VCVTDQ2PSZ128rr $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTPD2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTPD2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTPD2DQZ128rr $xmm16, implicit $mxcsr
$xmm16 = VCVTPD2DQZ128rr $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTPD2PSZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTPD2PSZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTPD2PSZ128rr $xmm16, implicit $mxcsr
$xmm16 = VCVTPD2PSZ128rr $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTPS2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTPS2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTPS2DQZ128rr $xmm16, implicit $mxcsr
$xmm16 = VCVTPS2DQZ128rr $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTPS2PDZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTPS2PDZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTPS2PDZ128rr $xmm16, implicit $mxcsr
$xmm16 = VCVTPS2PDZ128rr $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTTPD2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTTPD2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTTPD2DQZ128rr $xmm16, implicit $mxcsr
$xmm16 = VCVTTPD2DQZ128rr $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTTPS2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTTPS2DQZ128rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTTPS2DQZ128rr $xmm16, implicit $mxcsr
$xmm16 = VCVTTPS2DQZ128rr $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VSQRTPDZ128m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSQRTPDZ128m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSQRTPDZ128r $xmm16, implicit $mxcsr
$xmm16 = VSQRTPDZ128r $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VSQRTPSZ128m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSQRTPSZ128m $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSQRTPSZ128r $xmm16, implicit $mxcsr
$xmm16 = VSQRTPSZ128r $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VMOVDDUPZ128rm $rdi, 1, $noreg, 0, $noreg
$xmm16 = VMOVDDUPZ128rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVDDUPZ128rr $xmm16
$xmm16 = VMOVDDUPZ128rr $xmm16
; CHECK: $xmm16 = VMOVSHDUPZ128rm $rdi, 1, $noreg, 0, $noreg
$xmm16 = VMOVSHDUPZ128rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVSHDUPZ128rr $xmm16
$xmm16 = VMOVSHDUPZ128rr $xmm16
; CHECK: $xmm16 = VMOVSLDUPZ128rm $rdi, 1, $noreg, 0, $noreg
$xmm16 = VMOVSLDUPZ128rm $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVSLDUPZ128rr $xmm16
$xmm16 = VMOVSLDUPZ128rr $xmm16
; CHECK: $xmm16 = VPSHUFBZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
$xmm16 = VPSHUFBZ128rm $xmm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSHUFBZ128rr $xmm16, $xmm1
$xmm16 = VPSHUFBZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VPSHUFDZ128mi $rdi, 1, $noreg, 0, $noreg, -24
$xmm16 = VPSHUFDZ128mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $xmm16 = VPSHUFDZ128ri $xmm16, -24
$xmm16 = VPSHUFDZ128ri $xmm16, -24
; CHECK: $xmm16 = VPSHUFHWZ128mi $rdi, 1, $noreg, 0, $noreg, -24
$xmm16 = VPSHUFHWZ128mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $xmm16 = VPSHUFHWZ128ri $xmm16, -24
$xmm16 = VPSHUFHWZ128ri $xmm16, -24
; CHECK: $xmm16 = VPSHUFLWZ128mi $rdi, 1, $noreg, 0, $noreg, -24
$xmm16 = VPSHUFLWZ128mi $rdi, 1, $noreg, 0, $noreg, -24
; CHECK: $xmm16 = VPSHUFLWZ128ri $xmm16, -24
$xmm16 = VPSHUFLWZ128ri $xmm16, -24
; CHECK: $xmm16 = VPSLLDQZ128ri $xmm16, 1
$xmm16 = VPSLLDQZ128ri $xmm16, 1
; CHECK: $xmm16 = VSHUFPDZ128rmi $xmm16, $rip, 1, $noreg, 0, $noreg, -24
$xmm16 = VSHUFPDZ128rmi $xmm16, $rip, 1, $noreg, 0, $noreg, -24
; CHECK: $xmm16 = VSHUFPDZ128rri $xmm16, $xmm1, -24
$xmm16 = VSHUFPDZ128rri $xmm16, $xmm1, -24
; CHECK: $xmm16 = VSHUFPSZ128rmi $xmm16, $rip, 1, $noreg, 0, $noreg, -24
$xmm16 = VSHUFPSZ128rmi $xmm16, $rip, 1, $noreg, 0, $noreg, -24
; CHECK: $xmm16 = VSHUFPSZ128rri $xmm16, $xmm1, -24
$xmm16 = VSHUFPSZ128rri $xmm16, $xmm1, -24
; CHECK: $xmm16 = VPSADBWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
$xmm16 = VPSADBWZ128rm $xmm16, $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPSADBWZ128rr $xmm16, $xmm1
$xmm16 = VPSADBWZ128rr $xmm16, $xmm1
; CHECK: $xmm16 = VBROADCASTSSZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VBROADCASTSSZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VBROADCASTSSZ128rr $xmm16
$xmm16 = VBROADCASTSSZ128rr $xmm16
; CHECK: $xmm16 = VPBROADCASTBZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPBROADCASTBZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPBROADCASTBZ128rr $xmm16
$xmm16 = VPBROADCASTBZ128rr $xmm16
; CHECK: $xmm16 = VPBROADCASTDZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPBROADCASTDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPBROADCASTDZ128rr $xmm16
$xmm16 = VPBROADCASTDZ128rr $xmm16
; CHECK: $xmm16 = VPBROADCASTQZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPBROADCASTQZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPBROADCASTQZ128rr $xmm16
$xmm16 = VPBROADCASTQZ128rr $xmm16
; CHECK: $xmm16 = VPBROADCASTWZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPBROADCASTWZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPBROADCASTWZ128rr $xmm16
$xmm16 = VPBROADCASTWZ128rr $xmm16
; CHECK: $xmm16 = VBROADCASTI32X2Z128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VBROADCASTI32X2Z128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VBROADCASTI32X2Z128rr $xmm0
$xmm16 = VBROADCASTI32X2Z128rr $xmm0
; CHECK: $xmm16 = VCVTPS2PHZ128rr $xmm16, 2, implicit $mxcsr
$xmm16 = VCVTPS2PHZ128rr $xmm16, 2, implicit $mxcsr
; CHECK: VCVTPS2PHZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16, 2, implicit $mxcsr
VCVTPS2PHZ128mr $rdi, 1, $noreg, 0, $noreg, $xmm16, 2, implicit $mxcsr
; CHECK: $xmm16 = VPABSBZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPABSBZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPABSBZ128rr $xmm16
$xmm16 = VPABSBZ128rr $xmm16
; CHECK: $xmm16 = VPABSDZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPABSDZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPABSDZ128rr $xmm16
$xmm16 = VPABSDZ128rr $xmm16
; CHECK: $xmm16 = VPABSWZ128rm $rip, 1, $noreg, 0, $noreg
$xmm16 = VPABSWZ128rm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VPABSWZ128rr $xmm16
$xmm16 = VPABSWZ128rr $xmm16
; CHECK: $xmm16 = VPALIGNRZ128rmi $xmm16, $rdi, 1, $noreg, 0, $noreg, 15
$xmm16 = VPALIGNRZ128rmi $xmm16, $rdi, 1, $noreg, 0, $noreg, 15
; CHECK: $xmm16 = VPALIGNRZ128rri $xmm16, $xmm1, 15
$xmm16 = VPALIGNRZ128rri $xmm16, $xmm1, 15
; CHECK: VEXTRACTPSZmr $rdi, 1, $noreg, 0, $noreg, $xmm16, 1
VEXTRACTPSZmr $rdi, 1, $noreg, 0, $noreg, $xmm16, 1
; CHECK: $eax = VEXTRACTPSZrr $xmm16, 1
$eax = VEXTRACTPSZrr $xmm16, 1
; CHECK: $xmm16 = VINSERTPSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, 1
$xmm16 = VINSERTPSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, 1
; CHECK: $xmm16 = VINSERTPSZrr $xmm16, $xmm16, 1
$xmm16 = VINSERTPSZrr $xmm16, $xmm16, 1
; CHECK: $xmm16 = VRNDSCALEPDZ128rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm16 = VRNDSCALEPDZ128rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALEPDZ128rri $xmm16, 15, implicit $mxcsr
$xmm16 = VRNDSCALEPDZ128rri $xmm16, 15, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALEPSZ128rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm16 = VRNDSCALEPSZ128rmi $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALEPSZ128rri $xmm16, 15, implicit $mxcsr
$xmm16 = VRNDSCALEPSZ128rri $xmm16, 15, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALEPDZ128rmi $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
$xmm0 = VRNDSCALEPDZ128rmi $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALEPDZ128rri $xmm0, 31, implicit $mxcsr
$xmm0 = VRNDSCALEPDZ128rri $xmm0, 31, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALEPSZ128rmi $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
$xmm0 = VRNDSCALEPSZ128rmi $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALEPSZ128rri $xmm0, 31, implicit $mxcsr
$xmm0 = VRNDSCALEPSZ128rri $xmm0, 31, implicit $mxcsr
RET64
...
---
# CHECK-LABEL: name: evex_scalar_to_evex_test
# CHECK: bb.0:
name: evex_scalar_to_evex_test
body: |
bb.0:
; CHECK: $xmm16 = VADDSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VADDSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VADDSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VADDSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VADDSDZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VADDSDZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VADDSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VADDSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VADDSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VADDSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VADDSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VADDSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VADDSSZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VADDSSZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VADDSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VADDSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VDIVSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VDIVSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VDIVSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VDIVSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VDIVSDZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VDIVSDZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VDIVSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VDIVSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VDIVSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VDIVSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VDIVSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VDIVSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VDIVSSZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VDIVSSZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VDIVSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VDIVSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMAXCSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMAXCSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMAXCSDZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMAXCSDZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMAXCSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMAXCSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMAXCSSZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMAXCSSZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMAXSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMAXSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMAXSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMAXSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMAXSDZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMAXSDZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMAXSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMAXSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMAXSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMAXSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMAXSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMAXSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMAXSSZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMAXSSZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMAXSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMAXSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMINCSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMINCSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMINCSDZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMINCSDZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMINCSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMINCSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMINCSSZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMINCSSZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMINSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMINSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMINSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMINSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMINSDZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMINSDZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMINSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMINSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMINSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMINSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMINSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMINSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMINSSZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMINSSZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMINSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMINSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMULSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMULSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMULSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMULSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMULSDZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMULSDZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMULSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMULSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMULSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMULSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMULSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VMULSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VMULSSZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMULSSZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VMULSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VMULSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VSUBSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSUBSDZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSUBSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSUBSDZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSUBSDZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VSUBSDZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VSUBSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VSUBSDZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VSUBSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSUBSSZrm $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSUBSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSUBSSZrm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSUBSSZrr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VSUBSSZrr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VSUBSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VSUBSSZrr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD132SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD132SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD132SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD132SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD132SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD132SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD132SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD132SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD132SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD213SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD213SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD213SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD213SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD213SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD213SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD213SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD213SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD213SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD231SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD231SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD231SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD231SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD231SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMADD231SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD231SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMADD231SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMADD231SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB132SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB132SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB132SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB132SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB132SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB132SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB132SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB132SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB132SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB213SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB213SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB213SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB213SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB213SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB213SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB213SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB213SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB213SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB231SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB231SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB231SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB231SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB231SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFMSUB231SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB231SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFMSUB231SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFMSUB231SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD132SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD132SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD132SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD132SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD132SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD132SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD132SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD132SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD132SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD213SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD213SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD213SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD213SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD213SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD213SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD213SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD213SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD213SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD231SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD231SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD231SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD231SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD231SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMADD231SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD231SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMADD231SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMADD231SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB132SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB132SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB132SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB132SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB132SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB132SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB132SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB132SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB132SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB213SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB213SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB213SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB213SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB213SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB213SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB213SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB213SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB213SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB231SDZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB231SDZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB231SDZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB231SDZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB231SSZm $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VFNMSUB231SSZm_Int $xmm16, $xmm16, $rsi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB231SSZr $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: $xmm16 = VFNMSUB231SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
$xmm16 = VFNMSUB231SSZr_Int $xmm16, $xmm1, $xmm2, implicit $mxcsr
; CHECK: VPEXTRBZmr $rdi, 1, $noreg, 0, $noreg, $xmm16, 3
VPEXTRBZmr $rdi, 1, $noreg, 0, $noreg, $xmm16, 3
; CHECK: $eax = VPEXTRBZrr $xmm16, 1
$eax = VPEXTRBZrr $xmm16, 1
; CHECK: VPEXTRDZmr $rdi, 1, $noreg, 0, $noreg, $xmm16, 3
VPEXTRDZmr $rdi, 1, $noreg, 0, $noreg, $xmm16, 3
; CHECK: $eax = VPEXTRDZrr $xmm16, 1
$eax = VPEXTRDZrr $xmm16, 1
; CHECK: VPEXTRQZmr $rdi, 1, $noreg, 0, $noreg, $xmm16, 3
VPEXTRQZmr $rdi, 1, $noreg, 0, $noreg, $xmm16, 3
; CHECK: $rax = VPEXTRQZrr $xmm16, 1
$rax = VPEXTRQZrr $xmm16, 1
; CHECK: VPEXTRWZmr $rdi, 1, $noreg, 0, $noreg, $xmm16, 3
VPEXTRWZmr $rdi, 1, $noreg, 0, $noreg, $xmm16, 3
; CHECK: $eax = VPEXTRWZrr $xmm16, 1
$eax = VPEXTRWZrr $xmm16, 1
; CHECK: $eax = VPEXTRWZrr_REV $xmm16, 1
$eax = VPEXTRWZrr_REV $xmm16, 1
; CHECK: $xmm16 = VPINSRBZrm $xmm16, $rsi, 1, $noreg, 0, $noreg, 3
$xmm16 = VPINSRBZrm $xmm16, $rsi, 1, $noreg, 0, $noreg, 3
; CHECK: $xmm16 = VPINSRBZrr $xmm16, $edi, 5
$xmm16 = VPINSRBZrr $xmm16, $edi, 5
; CHECK: $xmm16 = VPINSRDZrm $xmm16, $rsi, 1, $noreg, 0, $noreg, 3
$xmm16 = VPINSRDZrm $xmm16, $rsi, 1, $noreg, 0, $noreg, 3
; CHECK: $xmm16 = VPINSRDZrr $xmm16, $edi, 5
$xmm16 = VPINSRDZrr $xmm16, $edi, 5
; CHECK: $xmm16 = VPINSRQZrm $xmm16, $rsi, 1, $noreg, 0, $noreg, 3
$xmm16 = VPINSRQZrm $xmm16, $rsi, 1, $noreg, 0, $noreg, 3
; CHECK: $xmm16 = VPINSRQZrr $xmm16, $rdi, 5
$xmm16 = VPINSRQZrr $xmm16, $rdi, 5
; CHECK: $xmm16 = VPINSRWZrm $xmm16, $rsi, 1, $noreg, 0, $noreg, 3
$xmm16 = VPINSRWZrm $xmm16, $rsi, 1, $noreg, 0, $noreg, 3
; CHECK: $xmm16 = VPINSRWZrr $xmm16, $edi, 5
$xmm16 = VPINSRWZrr $xmm16, $edi, 5
; CHECK: $xmm16 = VSQRTSDZm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSQRTSDZm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSQRTSDZm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSQRTSDZm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSQRTSDZr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VSQRTSDZr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VSQRTSDZr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VSQRTSDZr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VSQRTSSZm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSQRTSSZm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSQRTSSZm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VSQRTSSZm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VSQRTSSZr $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VSQRTSSZr $xmm16, $xmm1, implicit $mxcsr
; CHECK: $xmm16 = VSQRTSSZr_Int $xmm16, $xmm1, implicit $mxcsr
$xmm16 = VSQRTSSZr_Int $xmm16, $xmm1, implicit $mxcsr
; CHECK: $rdi = VCVTSD2SI64rm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTSD2SI64Zrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTSD2SI64Zrr_Int $xmm16, implicit $mxcsr
$rdi = VCVTSD2SI64Zrr_Int $xmm16, implicit $mxcsr
; CHECK: $edi = VCVTSD2SIrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTSD2SIZrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTSD2SIZrr_Int $xmm16, implicit $mxcsr
$edi = VCVTSD2SIZrr_Int $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTSD2SSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTSD2SSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTSD2SSZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTSD2SSZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTSD2SSZrr $xmm16, $xmm16, implicit $mxcsr
$xmm16 = VCVTSD2SSZrr $xmm16, $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTSD2SSZrr_Int $xmm16, $xmm16, implicit $mxcsr
$xmm16 = VCVTSD2SSZrr_Int $xmm16, $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI2SDZrm $xmm16, $rdi, 1, $noreg, 0, $noreg
$xmm16 = VCVTSI2SDZrm $xmm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VCVTSI2SDZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg
$xmm16 = VCVTSI2SDZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VCVTSI2SDZrr $xmm16, $edi
$xmm16 = VCVTSI2SDZrr $xmm16, $edi
; CHECK: $xmm16 = VCVTSI2SDZrr_Int $xmm16, $edi
$xmm16 = VCVTSI2SDZrr_Int $xmm16, $edi
; CHECK: $xmm16 = VCVTSI2SSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTSI2SSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI2SSZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTSI2SSZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI2SSZrr $xmm16, $edi, implicit $mxcsr
$xmm16 = VCVTSI2SSZrr $xmm16, $edi, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI2SSZrr_Int $xmm16, $edi, implicit $mxcsr
$xmm16 = VCVTSI2SSZrr_Int $xmm16, $edi, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI642SDZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTSI642SDZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI642SDZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTSI642SDZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI642SDZrr $xmm16, $rdi, implicit $mxcsr
$xmm16 = VCVTSI642SDZrr $xmm16, $rdi, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI642SDZrr_Int $xmm16, $rdi, implicit $mxcsr
$xmm16 = VCVTSI642SDZrr_Int $xmm16, $rdi, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI642SSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTSI642SSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI642SSZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTSI642SSZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI642SSZrr $xmm16, $rdi, implicit $mxcsr
$xmm16 = VCVTSI642SSZrr $xmm16, $rdi, implicit $mxcsr
; CHECK: $xmm16 = VCVTSI642SSZrr_Int $xmm16, $rdi, implicit $mxcsr
$xmm16 = VCVTSI642SSZrr_Int $xmm16, $rdi, implicit $mxcsr
; CHECK: $xmm16 = VCVTSS2SDZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTSS2SDZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTSS2SDZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$xmm16 = VCVTSS2SDZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $xmm16 = VCVTSS2SDZrr $xmm16, $xmm16, implicit $mxcsr
$xmm16 = VCVTSS2SDZrr $xmm16, $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VCVTSS2SDZrr_Int $xmm16, $xmm16, implicit $mxcsr
$xmm16 = VCVTSS2SDZrr_Int $xmm16, $xmm16, implicit $mxcsr
; CHECK: $rdi = VCVTSS2SI64rm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTSS2SI64Zrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTSS2SI64Zrr_Int $xmm16, implicit $mxcsr
$rdi = VCVTSS2SI64Zrr_Int $xmm16, implicit $mxcsr
; CHECK: $edi = VCVTSS2SIrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTSS2SIZrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTSS2SIZrr_Int $xmm16, implicit $mxcsr
$edi = VCVTSS2SIZrr_Int $xmm16, implicit $mxcsr
; CHECK: $rdi = VCVTTSD2SI64rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTTSD2SI64Zrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTTSD2SI64rm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTTSD2SI64Zrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTTSD2SI64Zrr $xmm16, implicit $mxcsr
$rdi = VCVTTSD2SI64Zrr $xmm16, implicit $mxcsr
; CHECK: $rdi = VCVTTSD2SI64Zrr_Int $xmm16, implicit $mxcsr
$rdi = VCVTTSD2SI64Zrr_Int $xmm16, implicit $mxcsr
; CHECK: $edi = VCVTTSD2SIrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTTSD2SIZrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTTSD2SIrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTTSD2SIZrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTTSD2SIZrr $xmm16, implicit $mxcsr
$edi = VCVTTSD2SIZrr $xmm16, implicit $mxcsr
; CHECK: $edi = VCVTTSD2SIZrr_Int $xmm16, implicit $mxcsr
$edi = VCVTTSD2SIZrr_Int $xmm16, implicit $mxcsr
; CHECK: $rdi = VCVTTSS2SI64rm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTTSS2SI64Zrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTTSS2SI64rm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$rdi = VCVTTSS2SI64Zrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $rdi = VCVTTSS2SI64Zrr $xmm16, implicit $mxcsr
$rdi = VCVTTSS2SI64Zrr $xmm16, implicit $mxcsr
; CHECK: $rdi = VCVTTSS2SI64Zrr_Int $xmm16, implicit $mxcsr
$rdi = VCVTTSS2SI64Zrr_Int $xmm16, implicit $mxcsr
; CHECK: $edi = VCVTTSS2SIrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTTSS2SIZrm $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTTSS2SIrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
$edi = VCVTTSS2SIZrm_Int $rdi, 1, $noreg, 0, $noreg, implicit $mxcsr
; CHECK: $edi = VCVTTSS2SIZrr $xmm16, implicit $mxcsr
$edi = VCVTTSS2SIZrr $xmm16, implicit $mxcsr
; CHECK: $edi = VCVTTSS2SIZrr_Int $xmm16, implicit $mxcsr
$edi = VCVTTSS2SIZrr_Int $xmm16, implicit $mxcsr
; CHECK: $xmm16 = VMOV64toSDZrr $rdi
$xmm16 = VMOV64toSDZrr $rdi
; CHECK: $xmm16 = VMOVDI2SSZrr $eax
$xmm16 = VMOVDI2SSZrr $eax
; CHECK: VMOVSDZmr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVSDZmr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVSDZrm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVSDZrm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVSDZrm_alt $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVSDZrm_alt $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVSDZrr $xmm16, $xmm1
$xmm16 = VMOVSDZrr $xmm16, $xmm1
; CHECK: $xmm16 = VMOVSDZrr_REV $xmm16, $xmm1
$xmm16 = VMOVSDZrr_REV $xmm16, $xmm1
; CHECK: $rax = VMOVSDto64Zrr $xmm16
$rax = VMOVSDto64Zrr $xmm16
; CHECK: VMOVSSZmr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVSSZmr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVSSZrm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVSSZrm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVSSZrm_alt $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVSSZrm_alt $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVSSZrr $xmm16, $xmm1
$xmm16 = VMOVSSZrr $xmm16, $xmm1
; CHECK: $xmm16 = VMOVSSZrr_REV $xmm16, $xmm1
$xmm16 = VMOVSSZrr_REV $xmm16, $xmm1
; CHECK: $eax = VMOVSS2DIZrr $xmm16
$eax = VMOVSS2DIZrr $xmm16
; CHECK: $xmm16 = VMOV64toPQIZrr $rdi
$xmm16 = VMOV64toPQIZrr $rdi
; CHECK: $xmm16 = VMOV64toPQIZrm $rdi, 1, $noreg, 0, $noreg
$xmm16 = VMOV64toPQIZrm $rdi, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOV64toSDZrr $rdi
$xmm16 = VMOV64toSDZrr $rdi
; CHECK: $xmm16 = VMOVDI2PDIZrm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVDI2PDIZrm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVDI2PDIZrr $edi
$xmm16 = VMOVDI2PDIZrr $edi
; CHECK: $xmm16 = VMOVLHPSZrr $xmm16, $xmm1
$xmm16 = VMOVLHPSZrr $xmm16, $xmm1
; CHECK: $xmm16 = VMOVHLPSZrr $xmm16, $xmm1
$xmm16 = VMOVHLPSZrr $xmm16, $xmm1
; CHECK: VMOVPDI2DIZmr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVPDI2DIZmr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $edi = VMOVPDI2DIZrr $xmm16
$edi = VMOVPDI2DIZrr $xmm16
; CHECK: $xmm16 = VMOVPQI2QIZrr $xmm16
$xmm16 = VMOVPQI2QIZrr $xmm16
; CHECK: VMOVPQI2QIZmr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVPQI2QIZmr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $rdi = VMOVPQIto64Zrr $xmm16
$rdi = VMOVPQIto64Zrr $xmm16
; CHECK: VMOVPQIto64Zmr $rdi, 1, $noreg, 0, $noreg, $xmm16
VMOVPQIto64Zmr $rdi, 1, $noreg, 0, $noreg, $xmm16
; CHECK: $xmm16 = VMOVQI2PQIZrm $rip, 1, $noreg, 0, $noreg
$xmm16 = VMOVQI2PQIZrm $rip, 1, $noreg, 0, $noreg
; CHECK: $xmm16 = VMOVZPQILo2PQIZrr $xmm16
$xmm16 = VMOVZPQILo2PQIZrr $xmm16
; CHECK: VCOMISDZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VCOMISDZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISDZrr_Int $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
VCOMISDZrr_Int $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISSZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VCOMISSZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISSZrr_Int $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
VCOMISSZrr_Int $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISDZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VUCOMISDZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISDZrr_Int $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
VUCOMISDZrr_Int $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISSZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VUCOMISSZrm_Int $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISSZrr_Int $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
VUCOMISSZrr_Int $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISDZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VCOMISDZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISDZrr $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
VCOMISDZrr $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VCOMISSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VCOMISSZrr $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
VCOMISSZrr $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISDZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VUCOMISDZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISDZrr $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
VUCOMISDZrr $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
VUCOMISSZrm $xmm16, $rdi, 1, $noreg, 0, $noreg, implicit-def $eflags, implicit $mxcsr
; CHECK: VUCOMISSZrr $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
VUCOMISSZrr $xmm16, $xmm1, implicit-def $eflags, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALESDZm $xmm16, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm16 = VRNDSCALESDZm $xmm16, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALESDZr $xmm16, $xmm1, 15, implicit $mxcsr
$xmm16 = VRNDSCALESDZr $xmm16, $xmm1, 15, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALESSZm $xmm16, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm16 = VRNDSCALESSZm $xmm16, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALESSZr $xmm16, $xmm1, 15, implicit $mxcsr
$xmm16 = VRNDSCALESSZr $xmm16, $xmm1, 15, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALESDZm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm16 = VRNDSCALESDZm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALESDZr_Int $xmm16, $xmm1, 15, implicit $mxcsr
$xmm16 = VRNDSCALESDZr_Int $xmm16, $xmm1, 15, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALESSZm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
$xmm16 = VRNDSCALESSZm_Int $xmm16, $rip, 1, $noreg, 0, $noreg, 15, implicit $mxcsr
; CHECK: $xmm16 = VRNDSCALESSZr_Int $xmm16, $xmm1, 15, implicit $mxcsr
$xmm16 = VRNDSCALESSZr_Int $xmm16, $xmm1, 15, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALESDZm $xmm0, $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
$xmm0 = VRNDSCALESDZm $xmm0, $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALESDZr $xmm0, $xmm1, 31, implicit $mxcsr
$xmm0 = VRNDSCALESDZr $xmm0, $xmm1, 31, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALESSZm $xmm0, $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
$xmm0 = VRNDSCALESSZm $xmm0, $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALESSZr $xmm0, $xmm1, 31, implicit $mxcsr
$xmm0 = VRNDSCALESSZr $xmm0, $xmm1, 31, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALESDZm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
$xmm0 = VRNDSCALESDZm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALESDZr_Int $xmm0, $xmm1, 31, implicit $mxcsr
$xmm0 = VRNDSCALESDZr_Int $xmm0, $xmm1, 31, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALESSZm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
$xmm0 = VRNDSCALESSZm_Int $xmm0, $rip, 1, $noreg, 0, $noreg, 31, implicit $mxcsr
; CHECK: $xmm0 = VRNDSCALESSZr_Int $xmm0, $xmm1, 31, implicit $mxcsr
$xmm0 = VRNDSCALESSZr_Int $xmm0, $xmm1, 31, implicit $mxcsr
RET64
...
|
