1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -passes=instcombine -S | FileCheck %s
;
; (A & 2^C1) + A => A & (2^C1 - 1) iff bit C1 in A is a sign bit
;
define i32 @add_mask_sign_i32(i32 %x) {
; CHECK-LABEL: @add_mask_sign_i32(
; CHECK-NEXT: [[ISNEG:%.*]] = icmp slt i32 [[X:%.*]], 0
; CHECK-NEXT: [[R:%.*]] = select i1 [[ISNEG]], i32 7, i32 0
; CHECK-NEXT: ret i32 [[R]]
;
%a = ashr i32 %x, 31
%m = and i32 %a, 8
%r = add i32 %m, %a
ret i32 %r
}
define i32 @add_mask_sign_commute_i32(i32 %x) {
; CHECK-LABEL: @add_mask_sign_commute_i32(
; CHECK-NEXT: [[ISNEG:%.*]] = icmp slt i32 [[X:%.*]], 0
; CHECK-NEXT: [[R:%.*]] = select i1 [[ISNEG]], i32 7, i32 0
; CHECK-NEXT: ret i32 [[R]]
;
%a = ashr i32 %x, 31
%m = and i32 %a, 8
%r = add i32 %a, %m
ret i32 %r
}
define <2 x i32> @add_mask_sign_v2i32(<2 x i32> %x) {
; CHECK-LABEL: @add_mask_sign_v2i32(
; CHECK-NEXT: [[ISNEG:%.*]] = icmp slt <2 x i32> [[X:%.*]], zeroinitializer
; CHECK-NEXT: [[R:%.*]] = select <2 x i1> [[ISNEG]], <2 x i32> <i32 7, i32 7>, <2 x i32> zeroinitializer
; CHECK-NEXT: ret <2 x i32> [[R]]
;
%a = ashr <2 x i32> %x, <i32 31, i32 31>
%m = and <2 x i32> %a, <i32 8, i32 8>
%r = add <2 x i32> %m, %a
ret <2 x i32> %r
}
define <2 x i32> @add_mask_sign_v2i32_nonuniform(<2 x i32> %x) {
; CHECK-LABEL: @add_mask_sign_v2i32_nonuniform(
; CHECK-NEXT: [[A:%.*]] = ashr <2 x i32> [[X:%.*]], <i32 30, i32 31>
; CHECK-NEXT: [[M:%.*]] = and <2 x i32> [[A]], <i32 8, i32 16>
; CHECK-NEXT: [[R:%.*]] = add <2 x i32> [[M]], [[A]]
; CHECK-NEXT: ret <2 x i32> [[R]]
;
%a = ashr <2 x i32> %x, <i32 30, i32 31>
%m = and <2 x i32> %a, <i32 8, i32 16>
%r = add <2 x i32> %m, %a
ret <2 x i32> %r
}
define i32 @add_mask_ashr28_i32(i32 %x) {
; CHECK-LABEL: @add_mask_ashr28_i32(
; CHECK-NEXT: [[TMP1:%.*]] = lshr i32 [[X:%.*]], 28
; CHECK-NEXT: [[R:%.*]] = and i32 [[TMP1]], 7
; CHECK-NEXT: ret i32 [[R]]
;
%a = ashr i32 %x, 28
%m = and i32 %a, 8
%r = add i32 %m, %a
ret i32 %r
}
; negative case - mask isn't pow2
define i32 @add_mask_ashr28_non_pow2_i32(i32 %x) {
; CHECK-LABEL: @add_mask_ashr28_non_pow2_i32(
; CHECK-NEXT: [[A:%.*]] = ashr i32 [[X:%.*]], 28
; CHECK-NEXT: [[M:%.*]] = and i32 [[A]], 9
; CHECK-NEXT: [[R:%.*]] = add nsw i32 [[M]], [[A]]
; CHECK-NEXT: ret i32 [[R]]
;
%a = ashr i32 %x, 28
%m = and i32 %a, 9
%r = add i32 %m, %a
ret i32 %r
}
; negative case - insufficient sign bits
define i32 @add_mask_ashr27_i32(i32 %x) {
; CHECK-LABEL: @add_mask_ashr27_i32(
; CHECK-NEXT: [[A:%.*]] = ashr i32 [[X:%.*]], 27
; CHECK-NEXT: [[M:%.*]] = and i32 [[A]], 8
; CHECK-NEXT: [[R:%.*]] = add nsw i32 [[M]], [[A]]
; CHECK-NEXT: ret i32 [[R]]
;
%a = ashr i32 %x, 27
%m = and i32 %a, 8
%r = add i32 %m, %a
ret i32 %r
}
|
