package info
(click to toggle)
llvm-toolchain-16 1%3A16.0.6-15~deb11u2
- links: PTS, VCS
- area: main
- in suites: bullseye
- size: 1,634,820 kB
- sloc: cpp: 6,179,261; ansic: 1,216,205; asm: 741,319; python: 196,614; objc: 75,325; f90: 49,640; lisp: 32,396; pascal: 12,286; sh: 9,394; perl: 7,442; ml: 5,494; awk: 3,523; makefile: 2,723; javascript: 1,206; xml: 886; fortran: 581; cs: 573
Folder: kernel-name-restriction
 |
.. (parent) | |||
|
d | rwxr-xr-x | 28 | otherdir |
|
d | rwxr-xr-x | 83 | some |
|
d | rwxr-xr-x | 31 | somedir |
|
d | rwxr-xr-x | 69 | uppercase |
 |
- | rw-r--r-- | 26 | Verilog.cl |
|
- | rw-r--r-- | 25 | kernel.cl |
|
- | rw-r--r-- | 26 | kernel.h |
|
- | rw-r--r-- | 31 | other_Verilog.cl |
|
- | rw-r--r-- | 29 | otherthing.cl |
|
- | rw-r--r-- | 29 | some_kernel.cl |
|
- | rw-r--r-- | 24 | thing.h |
|
- | rw-r--r-- | 27 | verilog.h |
|
- | rw-r--r-- | 24 | vhdl.CL |
|
- | rw-r--r-- | 24 | vhdl.h |
|
- | rw-r--r-- | 32 | vhdl_number_two.cl |