File: arm64-swizzle-tbl-i16-layout.ll

package info (click to toggle)
llvm-toolchain-16 1%3A16.0.6-15~deb12u1
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 1,634,792 kB
  • sloc: cpp: 6,179,261; ansic: 1,216,205; asm: 741,319; python: 196,614; objc: 75,325; f90: 49,640; lisp: 32,396; pascal: 12,286; sh: 9,394; perl: 7,442; ml: 5,494; awk: 3,523; makefile: 2,723; javascript: 1,206; xml: 886; fortran: 581; cs: 573
file content (36 lines) | stat: -rw-r--r-- 1,596 bytes parent folder | download | duplicates (13)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
; RUN: llc < %s -mtriple=arm64-apple-ios7.0 | FileCheck %s
; rdar://13214163 - Make sure we generate a correct lookup table for the TBL
; instruction when the element size of the vector is not 8 bits. We were
; getting both the endianness wrong and the element indexing wrong.
define <8 x i16> @foo(<8 x i16> %a) nounwind readnone {
; CHECK:	.section	__TEXT,__literal16,16byte_literals
; CHECK:	.p2align	4
; CHECK:lCPI0_0:
; CHECK:	.byte	0                       ; 0x0
; CHECK:	.byte	1                       ; 0x1
; CHECK:	.byte	0                       ; 0x0
; CHECK:	.byte	1                       ; 0x1
; CHECK:	.byte	0                       ; 0x0
; CHECK:	.byte	1                       ; 0x1
; CHECK:	.byte	0                       ; 0x0
; CHECK:	.byte	1                       ; 0x1
; CHECK:	.byte	8                       ; 0x8
; CHECK:	.byte	9                       ; 0x9
; CHECK:	.byte	8                       ; 0x8
; CHECK:	.byte	9                       ; 0x9
; CHECK:	.byte	8                       ; 0x8
; CHECK:	.byte	9                       ; 0x9
; CHECK:	.byte	8                       ; 0x8
; CHECK:	.byte	9                       ; 0x9
; CHECK:	.section __TEXT,__text,regular,pure_instructions
; CHECK:	.globl	_foo
; CHECK:	.p2align	2
; CHECK:_foo:                                   ; @foo
; CHECK:	adrp	[[BASE:x[0-9]+]], lCPI0_0@PAGE
; CHECK:	ldr	q[[REG:[0-9]+]], [[[BASE]], lCPI0_0@PAGEOFF]
; CHECK:	tbl.16b	v0, { v0 }, v[[REG]]
; CHECK:	ret

  %val = shufflevector <8 x i16> %a, <8 x i16> undef, <8 x i32> <i32 0, i32 0, i32 0, i32 0, i32 4, i32 4, i32 4, i32 4>
  ret <8 x i16> %val
}