1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s | FileCheck %s
target triple = "aarch64-unknown-linux-gnu"
define <vscale x 8 x i8> @extload_icmp_nxv8i8(ptr %in) #0 {
; CHECK-LABEL: extload_icmp_nxv8i8:
; CHECK: // %bb.0:
; CHECK-NEXT: ptrue p0.h
; CHECK-NEXT: ld1b { z0.h }, p0/z, [x0]
; CHECK-NEXT: cnot z0.h, p0/m, z0.h
; CHECK-NEXT: ret
%ld = load <vscale x 8 x i8>, ptr %in
%cmp = icmp eq <vscale x 8 x i8> %ld, zeroinitializer
%ex = zext <vscale x 8 x i1> %cmp to <vscale x 8 x i8>
ret <vscale x 8 x i8> %ex
}
define <vscale x 16 x i8> @extload_icmp_nxv16i8(ptr %in) #0 {
; CHECK-LABEL: extload_icmp_nxv16i8:
; CHECK: // %bb.0:
; CHECK-NEXT: ptrue p0.b
; CHECK-NEXT: ld1b { z0.b }, p0/z, [x0]
; CHECK-NEXT: cnot z0.b, p0/m, z0.b
; CHECK-NEXT: ret
%ld = load <vscale x 16 x i8>, ptr %in
%cmp = icmp eq <vscale x 16 x i8> %ld, zeroinitializer
%ex = zext <vscale x 16 x i1> %cmp to <vscale x 16 x i8>
ret <vscale x 16 x i8> %ex
}
define <vscale x 4 x i16> @extload_icmp_nxv4i16(ptr %in) #0 {
; CHECK-LABEL: extload_icmp_nxv4i16:
; CHECK: // %bb.0:
; CHECK-NEXT: ptrue p0.s
; CHECK-NEXT: ld1h { z0.s }, p0/z, [x0]
; CHECK-NEXT: cnot z0.s, p0/m, z0.s
; CHECK-NEXT: ret
%ld = load <vscale x 4 x i16>, ptr %in
%cmp = icmp eq <vscale x 4 x i16> %ld, zeroinitializer
%ex = zext <vscale x 4 x i1> %cmp to <vscale x 4 x i16>
ret <vscale x 4 x i16> %ex
}
define <vscale x 8 x i16> @extload_icmp_nxv8i16(ptr %in) #0 {
; CHECK-LABEL: extload_icmp_nxv8i16:
; CHECK: // %bb.0:
; CHECK-NEXT: ptrue p0.h
; CHECK-NEXT: ld1h { z0.h }, p0/z, [x0]
; CHECK-NEXT: cnot z0.h, p0/m, z0.h
; CHECK-NEXT: ret
%ld = load <vscale x 8 x i16>, ptr %in
%cmp = icmp eq <vscale x 8 x i16> %ld, zeroinitializer
%ex = zext <vscale x 8 x i1> %cmp to <vscale x 8 x i16>
ret <vscale x 8 x i16> %ex
}
define <vscale x 2 x i32> @extload_icmp_nxv2i32(ptr %in) #0 {
; CHECK-LABEL: extload_icmp_nxv2i32:
; CHECK: // %bb.0:
; CHECK-NEXT: ptrue p0.d
; CHECK-NEXT: ld1w { z0.d }, p0/z, [x0]
; CHECK-NEXT: cnot z0.d, p0/m, z0.d
; CHECK-NEXT: ret
%ld = load <vscale x 2 x i32>, ptr %in
%cmp = icmp eq <vscale x 2 x i32> %ld, zeroinitializer
%ex = zext <vscale x 2 x i1> %cmp to <vscale x 2 x i32>
ret <vscale x 2 x i32> %ex
}
define <vscale x 4 x i32> @extload_icmp_nxv4i32(ptr %in) #0 {
; CHECK-LABEL: extload_icmp_nxv4i32:
; CHECK: // %bb.0:
; CHECK-NEXT: ptrue p0.s
; CHECK-NEXT: ld1w { z0.s }, p0/z, [x0]
; CHECK-NEXT: cnot z0.s, p0/m, z0.s
; CHECK-NEXT: ret
%ld = load <vscale x 4 x i32>, ptr %in
%cmp = icmp eq <vscale x 4 x i32> %ld, zeroinitializer
%ex = zext <vscale x 4 x i1> %cmp to <vscale x 4 x i32>
ret <vscale x 4 x i32> %ex
}
define <vscale x 2 x i64> @extload_icmp_nxv2i64(ptr %in) #0 {
; CHECK-LABEL: extload_icmp_nxv2i64:
; CHECK: // %bb.0:
; CHECK-NEXT: ptrue p0.d
; CHECK-NEXT: ld1d { z0.d }, p0/z, [x0]
; CHECK-NEXT: cnot z0.d, p0/m, z0.d
; CHECK-NEXT: ret
%ld = load <vscale x 2 x i64>, ptr %in
%cmp = icmp eq <vscale x 2 x i64> %ld, zeroinitializer
%ex = zext <vscale x 2 x i1> %cmp to <vscale x 2 x i64>
ret <vscale x 2 x i64> %ex
}
attributes #0 = { "target-features"="+sve" }
|
