1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -force-streaming-compatible-sve < %s | FileCheck %s
target triple = "aarch64-unknown-linux-gnu"
define i1 @ptest_v16i1(ptr %a, ptr %b) #0 {
; CHECK-LABEL: ptest_v16i1:
; CHECK: // %bb.0:
; CHECK-NEXT: ldp q0, q1, [x0, #32]
; CHECK-NEXT: ptrue p0.s, vl4
; CHECK-NEXT: ptrue p1.h, vl4
; CHECK-NEXT: ldp q2, q3, [x0]
; CHECK-NEXT: fcmne p2.s, p0/z, z1.s, #0.0
; CHECK-NEXT: mov z1.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: fcmne p2.s, p0/z, z0.s, #0.0
; CHECK-NEXT: mov z0.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: uzp1 z1.h, z1.h, z1.h
; CHECK-NEXT: uzp1 z0.h, z0.h, z0.h
; CHECK-NEXT: splice z0.h, p1, z0.h, z1.h
; CHECK-NEXT: fcmne p2.s, p0/z, z3.s, #0.0
; CHECK-NEXT: fcmne p0.s, p0/z, z2.s, #0.0
; CHECK-NEXT: mov z2.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: mov z3.s, p0/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: uzp1 z2.h, z2.h, z2.h
; CHECK-NEXT: uzp1 z3.h, z3.h, z3.h
; CHECK-NEXT: splice z3.h, p1, z3.h, z2.h
; CHECK-NEXT: uzp1 z0.b, z0.b, z0.b
; CHECK-NEXT: uzp1 z1.b, z3.b, z3.b
; CHECK-NEXT: ptrue p0.b, vl8
; CHECK-NEXT: splice z1.b, p0, z1.b, z0.b
; CHECK-NEXT: ptrue p0.b, vl16
; CHECK-NEXT: orv b0, p0, z1.b
; CHECK-NEXT: fmov w8, s0
; CHECK-NEXT: and w0, w8, #0x1
; CHECK-NEXT: ret
%v0 = bitcast ptr %a to <16 x float>*
%v1 = load <16 x float>, <16 x float>* %v0, align 4
%v2 = fcmp une <16 x float> %v1, zeroinitializer
%v3 = call i1 @llvm.vector.reduce.or.i1.v16i1 (<16 x i1> %v2)
ret i1 %v3
}
define i1 @ptest_or_v16i1(ptr %a, ptr %b) #0 {
; CHECK-LABEL: ptest_or_v16i1:
; CHECK: // %bb.0:
; CHECK-NEXT: ldp q0, q1, [x0, #32]
; CHECK-NEXT: ptrue p0.s, vl4
; CHECK-NEXT: ptrue p1.h, vl4
; CHECK-NEXT: fcmne p3.s, p0/z, z0.s, #0.0
; CHECK-NEXT: ldp q2, q3, [x0]
; CHECK-NEXT: fcmne p2.s, p0/z, z1.s, #0.0
; CHECK-NEXT: mov z1.s, p3/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: mov z0.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: uzp1 z1.h, z1.h, z1.h
; CHECK-NEXT: uzp1 z0.h, z0.h, z0.h
; CHECK-NEXT: splice z1.h, p1, z1.h, z0.h
; CHECK-NEXT: fcmne p3.s, p0/z, z2.s, #0.0
; CHECK-NEXT: mov z4.s, p3/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: fcmne p2.s, p0/z, z3.s, #0.0
; CHECK-NEXT: uzp1 z4.h, z4.h, z4.h
; CHECK-NEXT: ldp q3, q0, [x1, #32]
; CHECK-NEXT: mov z2.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: uzp1 z2.h, z2.h, z2.h
; CHECK-NEXT: splice z4.h, p1, z4.h, z2.h
; CHECK-NEXT: fcmne p3.s, p0/z, z3.s, #0.0
; CHECK-NEXT: mov z3.s, p3/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: ldp q5, q6, [x1]
; CHECK-NEXT: fcmne p2.s, p0/z, z0.s, #0.0
; CHECK-NEXT: uzp1 z3.h, z3.h, z3.h
; CHECK-NEXT: mov z0.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: uzp1 z0.h, z0.h, z0.h
; CHECK-NEXT: splice z3.h, p1, z3.h, z0.h
; CHECK-NEXT: uzp1 z0.b, z1.b, z1.b
; CHECK-NEXT: uzp1 z1.b, z4.b, z4.b
; CHECK-NEXT: fcmne p2.s, p0/z, z6.s, #0.0
; CHECK-NEXT: fcmne p0.s, p0/z, z5.s, #0.0
; CHECK-NEXT: mov z2.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: mov z4.s, p0/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: uzp1 z2.h, z2.h, z2.h
; CHECK-NEXT: uzp1 z4.h, z4.h, z4.h
; CHECK-NEXT: splice z4.h, p1, z4.h, z2.h
; CHECK-NEXT: ptrue p0.b, vl8
; CHECK-NEXT: uzp1 z2.b, z3.b, z3.b
; CHECK-NEXT: uzp1 z3.b, z4.b, z4.b
; CHECK-NEXT: splice z1.b, p0, z1.b, z0.b
; CHECK-NEXT: splice z3.b, p0, z3.b, z2.b
; CHECK-NEXT: orr z0.d, z1.d, z3.d
; CHECK-NEXT: ptrue p0.b, vl16
; CHECK-NEXT: orv b0, p0, z0.b
; CHECK-NEXT: fmov w8, s0
; CHECK-NEXT: and w0, w8, #0x1
; CHECK-NEXT: ret
%v0 = bitcast ptr %a to <16 x float>*
%v1 = load <16 x float>, <16 x float>* %v0, align 4
%v2 = fcmp une <16 x float> %v1, zeroinitializer
%v3 = bitcast float* %b to <16 x float>*
%v4 = load <16 x float>, <16 x float>* %v3, align 4
%v5 = fcmp une <16 x float> %v4, zeroinitializer
%v6 = or <16 x i1> %v2, %v5
%v7 = call i1 @llvm.vector.reduce.or.i1.v16i1 (<16 x i1> %v6)
ret i1 %v7
}
declare i1 @llvm.vector.reduce.or.i1.v16i1(<16 x i1>)
;
; AND reduction.
;
define i1 @ptest_and_v16i1(ptr %a, ptr %b) #0 {
; CHECK-LABEL: ptest_and_v16i1:
; CHECK: // %bb.0:
; CHECK-NEXT: ldp q0, q1, [x0, #32]
; CHECK-NEXT: ptrue p0.s, vl4
; CHECK-NEXT: ptrue p1.h, vl4
; CHECK-NEXT: fcmne p3.s, p0/z, z0.s, #0.0
; CHECK-NEXT: ldp q2, q3, [x0]
; CHECK-NEXT: fcmne p2.s, p0/z, z1.s, #0.0
; CHECK-NEXT: mov z1.s, p3/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: mov z0.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: uzp1 z1.h, z1.h, z1.h
; CHECK-NEXT: uzp1 z0.h, z0.h, z0.h
; CHECK-NEXT: splice z1.h, p1, z1.h, z0.h
; CHECK-NEXT: fcmne p3.s, p0/z, z2.s, #0.0
; CHECK-NEXT: mov z4.s, p3/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: fcmne p2.s, p0/z, z3.s, #0.0
; CHECK-NEXT: uzp1 z4.h, z4.h, z4.h
; CHECK-NEXT: ldp q3, q0, [x1, #32]
; CHECK-NEXT: mov z2.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: uzp1 z2.h, z2.h, z2.h
; CHECK-NEXT: splice z4.h, p1, z4.h, z2.h
; CHECK-NEXT: fcmne p3.s, p0/z, z3.s, #0.0
; CHECK-NEXT: mov z3.s, p3/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: ldp q5, q6, [x1]
; CHECK-NEXT: fcmne p2.s, p0/z, z0.s, #0.0
; CHECK-NEXT: uzp1 z3.h, z3.h, z3.h
; CHECK-NEXT: mov z0.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: uzp1 z0.h, z0.h, z0.h
; CHECK-NEXT: splice z3.h, p1, z3.h, z0.h
; CHECK-NEXT: uzp1 z0.b, z1.b, z1.b
; CHECK-NEXT: uzp1 z1.b, z4.b, z4.b
; CHECK-NEXT: fcmne p2.s, p0/z, z6.s, #0.0
; CHECK-NEXT: fcmne p0.s, p0/z, z5.s, #0.0
; CHECK-NEXT: mov z2.s, p2/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: mov z4.s, p0/z, #-1 // =0xffffffffffffffff
; CHECK-NEXT: uzp1 z2.h, z2.h, z2.h
; CHECK-NEXT: uzp1 z4.h, z4.h, z4.h
; CHECK-NEXT: splice z4.h, p1, z4.h, z2.h
; CHECK-NEXT: ptrue p0.b, vl8
; CHECK-NEXT: uzp1 z2.b, z3.b, z3.b
; CHECK-NEXT: uzp1 z3.b, z4.b, z4.b
; CHECK-NEXT: splice z1.b, p0, z1.b, z0.b
; CHECK-NEXT: splice z3.b, p0, z3.b, z2.b
; CHECK-NEXT: and z0.d, z1.d, z3.d
; CHECK-NEXT: ptrue p0.b, vl16
; CHECK-NEXT: andv b0, p0, z0.b
; CHECK-NEXT: fmov w8, s0
; CHECK-NEXT: and w0, w8, #0x1
; CHECK-NEXT: ret
%v0 = bitcast ptr %a to <16 x float>*
%v1 = load <16 x float>, <16 x float>* %v0, align 4
%v2 = fcmp une <16 x float> %v1, zeroinitializer
%v3 = bitcast float* %b to <16 x float>*
%v4 = load <16 x float>, <16 x float>* %v3, align 4
%v5 = fcmp une <16 x float> %v4, zeroinitializer
%v6 = and <16 x i1> %v2, %v5
%v7 = call i1 @llvm.vector.reduce.and.i1.v16i1 (<16 x i1> %v6)
ret i1 %v7
}
attributes #0 = { "target-features"="+sve" }
declare i1 @llvm.vector.reduce.and.i1.v16i1(<16 x i1>)
|