1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
|
;; Check that this produces the expected assembly output
; RUN: llc -mtriple=thumbv7-windows -o - %s -verify-machineinstrs | FileCheck %s
;; Also try to write an object file, which verifies that the SEH opcodes
;; match the actual prologue/epilogue length.
; RUN: llc -mtriple=thumbv7-windows -filetype=obj -o %t.obj %s -verify-machineinstrs
; CHECK-LABEL: clobberR4Frame:
; CHECK-NEXT: .seh_proc clobberR4Frame
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: push.w {r4, r7, r11, lr}
; CHECK-NEXT: .seh_save_regs_w {r4, r7, r11, lr}
; CHECK-NEXT: add.w r11, sp, #8
; CHECK-NEXT: .seh_nop_w
; CHECK-NEXT: .seh_endprologue
; CHECK-NEXT: bl other
; CHECK: .seh_startepilogue
; CHECK-NEXT: pop.w {r4, r7, r11, pc}
; CHECK-NEXT: .seh_save_regs_w {r4, r7, r11, lr}
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc void @clobberR4Frame() uwtable "frame-pointer"="all" {
entry:
call arm_aapcs_vfpcc void @other()
call void asm sideeffect "", "~{r4}"()
ret void
}
; CHECK-LABEL: clobberR4NoFrame:
; CHECK-NEXT: .seh_proc clobberR4NoFrame
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: push {r4, lr}
; CHECK-NEXT: .seh_save_regs {r4, lr}
; CHECK-NEXT: .seh_endprologue
; CHECK-NEXT: bl other
; CHECK: .seh_startepilogue
; CHECK-NEXT: pop {r4, pc}
; CHECK-NEXT: .seh_save_regs {r4, lr}
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc void @clobberR4NoFrame() uwtable "frame-pointer"="none" {
entry:
call arm_aapcs_vfpcc void @other()
call void asm sideeffect "", "~{r4}"()
ret void
}
; CHECK-LABEL: clobberR4Tail:
; CHECK-NEXT: .seh_proc clobberR4Tail
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: push {r4, lr}
; CHECK-NEXT: .seh_save_regs {r4, lr}
; CHECK-NEXT: .seh_endprologue
; CHECK: .seh_startepilogue
; CHECK-NEXT: pop.w {r4, lr}
; CHECK-NEXT: .seh_save_regs_w {r4, lr}
; CHECK-NEXT: b.w other
; CHECK-NEXT: .seh_nop_w
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc void @clobberR4Tail() uwtable "frame-pointer"="none" {
entry:
call void asm sideeffect "", "~{r4}"()
tail call arm_aapcs_vfpcc void @other()
ret void
}
; CHECK-LABEL: clobberD8D10:
; CHECK-NEXT: .seh_proc clobberD8D10
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: vpush {d8, d9, d10}
; CHECK-NEXT: .seh_save_fregs {d8-d10}
; CHECK-NEXT: .seh_endprologue
; CHECK: .seh_startepilogue
; CHECK-NEXT: vpop {d8, d9, d10}
; CHECK-NEXT: .seh_save_fregs {d8-d10}
; CHECK-NEXT: b.w other
; CHECK-NEXT: .seh_nop_w
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc void @clobberD8D10() uwtable "frame-pointer"="none" {
entry:
call void asm sideeffect "", "~{d8},~{d9},~{d10}"()
tail call arm_aapcs_vfpcc void @other()
ret void
}
declare arm_aapcs_vfpcc void @other()
; CHECK-LABEL: vararg:
; CHECK-NEXT: .seh_proc vararg
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: sub sp, #12
; CHECK-NEXT: .seh_stackalloc 12
; CHECK-NEXT: push.w {r11, lr}
; CHECK-NEXT: .seh_save_regs_w {r11, lr}
; CHECK-NEXT: sub sp, #4
; CHECK-NEXT: .seh_stackalloc 4
; CHECK-NEXT: .seh_endprologue
; CHECK: .seh_startepilogue
; CHECK-NEXT: add sp, #4
; CHECK-NEXT: .seh_stackalloc 4
; CHECK-NEXT: pop.w {r11, lr}
; CHECK-NEXT: .seh_save_regs_w {r11, lr}
; CHECK-NEXT: add sp, #12
; CHECK-NEXT: .seh_stackalloc 12
; CHECK-NEXT: bx lr
; CHECK-NEXT: .seh_nop
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc void @vararg(i32 noundef %a, ...) uwtable "frame-pointer"="none" {
entry:
%ap = alloca ptr, align 4
call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ap)
call void @llvm.va_start(ptr nonnull %ap)
%0 = load ptr, ptr %ap
call arm_aapcs_vfpcc void @useva(ptr noundef %0)
call void @llvm.va_end(ptr nonnull %ap)
call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ap)
ret void
}
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture)
declare void @llvm.va_start(ptr)
declare void @llvm.va_end(ptr)
declare arm_aapcs_vfpcc void @useva(ptr noundef)
; CHECK-LABEL: onlystack:
; CHECK-NEXT: .seh_proc onlystack
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: sub sp, #4
; CHECK-NEXT: .seh_stackalloc 4
; CHECK-NEXT: .seh_endprologue
; CHECK: .seh_startepilogue
; CHECK-NEXT: add sp, #4
; CHECK-NEXT: .seh_stackalloc 4
; CHECK-NEXT: bx lr
; CHECK-NEXT: .seh_nop
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define dso_local arm_aapcs_vfpcc void @onlystack() uwtable "frame-pointer"="none" {
entry:
%buf = alloca [4 x i8], align 1
call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %buf)
call void asm sideeffect "", "r"(ptr nonnull %buf)
call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %buf)
ret void
}
; CHECK-LABEL: func50:
; CHECK-NEXT: .seh_proc func50
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: push.w {r11, lr}
; CHECK-NEXT: .seh_save_regs_w {r11, lr}
; CHECK-NEXT: sub sp, #56
; CHECK-NEXT: .seh_stackalloc 56
; CHECK-NEXT: .seh_endprologue
; CHECK: .seh_startepilogue
; CHECK-NEXT: add sp, #56
; CHECK-NEXT: .seh_stackalloc 56
; CHECK-NEXT: pop.w {r11, pc}
; CHECK-NEXT: .seh_save_regs_w {r11, lr}
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc void @func50() {
entry:
%buf = alloca [50 x i8], align 1
call void @llvm.lifetime.start.p0(i64 50, ptr nonnull %buf)
call arm_aapcs_vfpcc void @useptr(ptr noundef nonnull %buf)
call void @llvm.lifetime.end.p0(i64 50, ptr nonnull %buf)
ret void
}
; CHECK-LABEL: func4000:
; CHECK-NEXT: .seh_proc func4000
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: push.w {r11, lr}
; CHECK-NEXT: .seh_save_regs_w {r11, lr}
; CHECK-NEXT: sub.w sp, sp, #4000
; CHECK-NEXT: .seh_stackalloc_w 4000
; CHECK-NEXT: .seh_endprologue
; CHECK: .seh_startepilogue
; CHECK-NEXT: add.w sp, sp, #4000
; CHECK-NEXT: .seh_stackalloc_w 4000
; CHECK-NEXT: pop.w {r11, pc}
; CHECK-NEXT: .seh_save_regs_w {r11, lr}
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc void @func4000() {
entry:
%buf = alloca [4000 x i8], align 1
call void @llvm.lifetime.start.p0(i64 4000, ptr nonnull %buf)
call arm_aapcs_vfpcc void @useptr(ptr noundef nonnull %buf)
call void @llvm.lifetime.end.p0(i64 4000, ptr nonnull %buf)
ret void
}
; CHECK-LABEL: func5000:
; CHECK-NEXT: .seh_proc func5000
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: push {r4, r5, r6, lr}
; CHECK-NEXT: .seh_save_regs {r4-r6, lr}
; CHECK-NEXT: movw r4, #1250
; CHECK-NEXT: .seh_nop_w
; CHECK-NEXT: bl __chkstk
; CHECK-NEXT: .seh_nop_w
; CHECK-NEXT: sub.w sp, sp, r4
; CHECK-NEXT: .seh_stackalloc_w 5000
; CHECK-NEXT: .seh_endprologue
; CHECK: .seh_startepilogue
; CHECK-NEXT: add.w sp, sp, #4992
; CHECK-NEXT: .seh_stackalloc_w 4992
; CHECK-NEXT: add sp, #8
; CHECK-NEXT: .seh_stackalloc 8
; CHECK-NEXT: pop {r4, r5, r6, pc}
; CHECK-NEXT: .seh_save_regs {r4-r6, lr}
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc void @func5000() {
entry:
%buf = alloca [5000 x i8], align 1
call void @llvm.lifetime.start.p0(i64 5000, ptr nonnull %buf)
call arm_aapcs_vfpcc void @useptr(ptr noundef nonnull %buf)
call void @llvm.lifetime.end.p0(i64 5000, ptr nonnull %buf)
ret void
}
; CHECK-LABEL: func262144:
; CHECK-NEXT: .seh_proc func262144
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: push {r4, r5, r6, lr}
; CHECK-NEXT: .seh_save_regs {r4-r6, lr}
; CHECK-NEXT: movs r4, #0
; CHECK-NEXT: .seh_nop
; CHECK-NEXT: movt r4, #1
; CHECK-NEXT: .seh_nop_w
; CHECK-NEXT: bl __chkstk
; CHECK-NEXT: .seh_nop_w
; CHECK-NEXT: sub.w sp, sp, r4
; CHECK-NEXT: .seh_stackalloc_w 262144
; CHECK-NEXT: .seh_endprologue
; CHECK: .seh_startepilogue
; CHECK-NEXT: add.w sp, sp, #262144
; CHECK-NEXT: .seh_stackalloc_w 262144
; CHECK-NEXT: pop {r4, r5, r6, pc}
; CHECK-NEXT: .seh_save_regs {r4-r6, lr}
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc void @func262144() {
entry:
%buf = alloca [262144 x i8], align 1
call void @llvm.lifetime.start.p0(i64 262144, ptr nonnull %buf)
call arm_aapcs_vfpcc void @useptr(ptr noundef nonnull %buf)
call void @llvm.lifetime.end.p0(i64 262144, ptr nonnull %buf)
ret void
}
; CHECK-LABEL: func270000:
; CHECK-NEXT: .seh_proc func270000
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: push {r4, r5, r6, lr}
; CHECK-NEXT: .seh_save_regs {r4-r6, lr}
; CHECK-NEXT: movw r4, #1964
; CHECK-NEXT: .seh_nop_w
; CHECK-NEXT: movt r4, #1
; CHECK-NEXT: .seh_nop_w
; CHECK-NEXT: bl __chkstk
; CHECK-NEXT: .seh_nop_w
; CHECK-NEXT: sub.w sp, sp, r4
; CHECK-NEXT: .seh_stackalloc_w 270000
; CHECK-NEXT: .seh_endprologue
; CHECK: .seh_startepilogue
; CHECK-NEXT: add.w sp, sp, #268288
; CHECK-NEXT: .seh_stackalloc_w 268288
; CHECK-NEXT: add.w sp, sp, #1712
; CHECK-NEXT: .seh_stackalloc_w 1712
; CHECK-NEXT: pop {r4, r5, r6, pc}
; CHECK-NEXT: .seh_save_regs {r4-r6, lr}
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc void @func270000() {
entry:
%buf = alloca [270000 x i8], align 1
call void @llvm.lifetime.start.p0(i64 270000, ptr nonnull %buf)
call arm_aapcs_vfpcc void @useptr(ptr noundef nonnull %buf)
call void @llvm.lifetime.end.p0(i64 270000, ptr nonnull %buf)
ret void
}
declare arm_aapcs_vfpcc void @useptr(ptr noundef)
; CHECK-LABEL: func_fp:
; CHECK-NEXT: .seh_proc func_fp
; CHECK-NEXT: @ %bb.0: @ %entry
; CHECK-NEXT: str r11, [sp, #-4]!
; CHECK-NEXT: .seh_save_regs_w {r11}
; CHECK-NEXT: mov r11, sp
; CHECK-NEXT: .seh_save_sp r11
; CHECK-NEXT: .seh_endprologue
; CHECK-NEXT: mov r0, r11
; CHECK-NEXT: .seh_startepilogue
; CHECK-NEXT: ldr r11, [sp], #4
; CHECK-NEXT: .seh_save_regs_w {r11}
; CHECK-NEXT: bx lr
; CHECK-NEXT: .seh_nop
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: .seh_endproc
define arm_aapcs_vfpcc i32 @func_fp() {
entry:
%0 = tail call ptr @llvm.frameaddress.p0(i32 0)
%1 = ptrtoint ptr %0 to i32
ret i32 %1
}
declare ptr @llvm.frameaddress.p0(i32 immarg)
|
