1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=armv7-apple-ios -verify-machineinstrs | FileCheck %s -check-prefixes=ARM
; RUN: llc < %s -mtriple=armv7-apple-ios -O0 | FileCheck %s -check-prefix=ARMOPTNONE
; RUN: llc < %s -mtriple=thumbv7-apple-ios -verify-machineinstrs | FileCheck %s -check-prefix=THUMBTWO
; RUN: llc < %s -mtriple=thumbv6 | FileCheck %s -check-prefix=THUMBONE
; RUN: llc < %s -mtriple=armv4 | FileCheck %s -check-prefix=ARMV4
; RUN: llc < %s -mtriple=armv6 | FileCheck %s -check-prefix=ARMV6
; RUN: llc < %s -mtriple=thumbv7m | FileCheck %s -check-prefix=THUMBM
define void @test1(ptr %ptr, i32 %val1) {
; ARM-LABEL: test1:
; ARM: @ %bb.0:
; ARM-NEXT: dmb ish
; ARM-NEXT: str r1, [r0]
; ARM-NEXT: dmb ish
; ARM-NEXT: bx lr
;
; ARMOPTNONE-LABEL: test1:
; ARMOPTNONE: @ %bb.0:
; ARMOPTNONE-NEXT: dmb ish
; ARMOPTNONE-NEXT: str r1, [r0]
; ARMOPTNONE-NEXT: dmb ish
; ARMOPTNONE-NEXT: bx lr
;
; THUMBTWO-LABEL: test1:
; THUMBTWO: @ %bb.0:
; THUMBTWO-NEXT: dmb ish
; THUMBTWO-NEXT: str r1, [r0]
; THUMBTWO-NEXT: dmb ish
; THUMBTWO-NEXT: bx lr
;
; THUMBONE-LABEL: test1:
; THUMBONE: @ %bb.0:
; THUMBONE-NEXT: push {r7, lr}
; THUMBONE-NEXT: bl __sync_lock_test_and_set_4
; THUMBONE-NEXT: pop {r7, pc}
;
; ARMV4-LABEL: test1:
; ARMV4: @ %bb.0:
; ARMV4-NEXT: push {r11, lr}
; ARMV4-NEXT: mov r2, #5
; ARMV4-NEXT: bl __atomic_store_4
; ARMV4-NEXT: pop {r11, lr}
; ARMV4-NEXT: mov pc, lr
;
; ARMV6-LABEL: test1:
; ARMV6: @ %bb.0:
; ARMV6-NEXT: mov r2, #0
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
; ARMV6-NEXT: str r1, [r0]
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
; ARMV6-NEXT: bx lr
;
; THUMBM-LABEL: test1:
; THUMBM: @ %bb.0:
; THUMBM-NEXT: dmb sy
; THUMBM-NEXT: str r1, [r0]
; THUMBM-NEXT: dmb sy
; THUMBM-NEXT: bx lr
store atomic i32 %val1, ptr %ptr seq_cst, align 4
ret void
}
define i32 @test2(ptr %ptr) {
; ARM-LABEL: test2:
; ARM: @ %bb.0:
; ARM-NEXT: ldr r0, [r0]
; ARM-NEXT: dmb ish
; ARM-NEXT: bx lr
;
; ARMOPTNONE-LABEL: test2:
; ARMOPTNONE: @ %bb.0:
; ARMOPTNONE-NEXT: ldr r0, [r0]
; ARMOPTNONE-NEXT: dmb ish
; ARMOPTNONE-NEXT: bx lr
;
; THUMBTWO-LABEL: test2:
; THUMBTWO: @ %bb.0:
; THUMBTWO-NEXT: ldr r0, [r0]
; THUMBTWO-NEXT: dmb ish
; THUMBTWO-NEXT: bx lr
;
; THUMBONE-LABEL: test2:
; THUMBONE: @ %bb.0:
; THUMBONE-NEXT: push {r7, lr}
; THUMBONE-NEXT: movs r1, #0
; THUMBONE-NEXT: mov r2, r1
; THUMBONE-NEXT: bl __sync_val_compare_and_swap_4
; THUMBONE-NEXT: pop {r7, pc}
;
; ARMV4-LABEL: test2:
; ARMV4: @ %bb.0:
; ARMV4-NEXT: push {r11, lr}
; ARMV4-NEXT: mov r1, #5
; ARMV4-NEXT: bl __atomic_load_4
; ARMV4-NEXT: pop {r11, lr}
; ARMV4-NEXT: mov pc, lr
;
; ARMV6-LABEL: test2:
; ARMV6: @ %bb.0:
; ARMV6-NEXT: ldr r0, [r0]
; ARMV6-NEXT: mov r1, #0
; ARMV6-NEXT: mcr p15, #0, r1, c7, c10, #5
; ARMV6-NEXT: bx lr
;
; THUMBM-LABEL: test2:
; THUMBM: @ %bb.0:
; THUMBM-NEXT: ldr r0, [r0]
; THUMBM-NEXT: dmb sy
; THUMBM-NEXT: bx lr
%val = load atomic i32, ptr %ptr seq_cst, align 4
ret i32 %val
}
define void @test3(ptr %ptr1, ptr %ptr2) {
; ARM-LABEL: test3:
; ARM: @ %bb.0:
; ARM-NEXT: ldrb r0, [r0]
; ARM-NEXT: strb r0, [r1]
; ARM-NEXT: bx lr
;
; ARMOPTNONE-LABEL: test3:
; ARMOPTNONE: @ %bb.0:
; ARMOPTNONE-NEXT: ldrb r0, [r0]
; ARMOPTNONE-NEXT: strb r0, [r1]
; ARMOPTNONE-NEXT: bx lr
;
; THUMBTWO-LABEL: test3:
; THUMBTWO: @ %bb.0:
; THUMBTWO-NEXT: ldrb r0, [r0]
; THUMBTWO-NEXT: strb r0, [r1]
; THUMBTWO-NEXT: bx lr
;
; THUMBONE-LABEL: test3:
; THUMBONE: @ %bb.0:
; THUMBONE-NEXT: ldrb r0, [r0]
; THUMBONE-NEXT: strb r0, [r1]
; THUMBONE-NEXT: bx lr
;
; ARMV4-LABEL: test3:
; ARMV4: @ %bb.0:
; ARMV4-NEXT: push {r4, lr}
; ARMV4-NEXT: mov r4, r1
; ARMV4-NEXT: mov r1, #0
; ARMV4-NEXT: bl __atomic_load_1
; ARMV4-NEXT: mov r1, r0
; ARMV4-NEXT: mov r0, r4
; ARMV4-NEXT: mov r2, #0
; ARMV4-NEXT: bl __atomic_store_1
; ARMV4-NEXT: pop {r4, lr}
; ARMV4-NEXT: mov pc, lr
;
; ARMV6-LABEL: test3:
; ARMV6: @ %bb.0:
; ARMV6-NEXT: ldrb r0, [r0]
; ARMV6-NEXT: strb r0, [r1]
; ARMV6-NEXT: bx lr
;
; THUMBM-LABEL: test3:
; THUMBM: @ %bb.0:
; THUMBM-NEXT: ldrb r0, [r0]
; THUMBM-NEXT: strb r0, [r1]
; THUMBM-NEXT: bx lr
%val = load atomic i8, ptr %ptr1 unordered, align 1
store atomic i8 %val, ptr %ptr2 unordered, align 1
ret void
}
define void @test4(ptr %ptr1, ptr %ptr2) {
; ARM-LABEL: test4:
; ARM: @ %bb.0:
; ARM-NEXT: ldrb r0, [r0]
; ARM-NEXT: dmb ish
; ARM-NEXT: strb r0, [r1]
; ARM-NEXT: dmb ish
; ARM-NEXT: bx lr
;
; ARMOPTNONE-LABEL: test4:
; ARMOPTNONE: @ %bb.0:
; ARMOPTNONE-NEXT: ldrb r0, [r0]
; ARMOPTNONE-NEXT: dmb ish
; ARMOPTNONE-NEXT: dmb ish
; ARMOPTNONE-NEXT: strb r0, [r1]
; ARMOPTNONE-NEXT: dmb ish
; ARMOPTNONE-NEXT: bx lr
;
; THUMBTWO-LABEL: test4:
; THUMBTWO: @ %bb.0:
; THUMBTWO-NEXT: ldrb r0, [r0]
; THUMBTWO-NEXT: dmb ish
; THUMBTWO-NEXT: dmb ish
; THUMBTWO-NEXT: strb r0, [r1]
; THUMBTWO-NEXT: dmb ish
; THUMBTWO-NEXT: bx lr
;
; THUMBONE-LABEL: test4:
; THUMBONE: @ %bb.0:
; THUMBONE-NEXT: push {r4, lr}
; THUMBONE-NEXT: mov r4, r1
; THUMBONE-NEXT: movs r1, #0
; THUMBONE-NEXT: mov r2, r1
; THUMBONE-NEXT: bl __sync_val_compare_and_swap_1
; THUMBONE-NEXT: mov r1, r0
; THUMBONE-NEXT: mov r0, r4
; THUMBONE-NEXT: bl __sync_lock_test_and_set_1
; THUMBONE-NEXT: pop {r4, pc}
;
; ARMV4-LABEL: test4:
; ARMV4: @ %bb.0:
; ARMV4-NEXT: push {r4, lr}
; ARMV4-NEXT: mov r4, r1
; ARMV4-NEXT: mov r1, #5
; ARMV4-NEXT: bl __atomic_load_1
; ARMV4-NEXT: mov r1, r0
; ARMV4-NEXT: mov r0, r4
; ARMV4-NEXT: mov r2, #5
; ARMV4-NEXT: bl __atomic_store_1
; ARMV4-NEXT: pop {r4, lr}
; ARMV4-NEXT: mov pc, lr
;
; ARMV6-LABEL: test4:
; ARMV6: @ %bb.0:
; ARMV6-NEXT: mov r2, #0
; ARMV6-NEXT: ldrb r0, [r0]
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
; ARMV6-NEXT: strb r0, [r1]
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
; ARMV6-NEXT: bx lr
;
; THUMBM-LABEL: test4:
; THUMBM: @ %bb.0:
; THUMBM-NEXT: ldrb r0, [r0]
; THUMBM-NEXT: dmb sy
; THUMBM-NEXT: dmb sy
; THUMBM-NEXT: strb r0, [r1]
; THUMBM-NEXT: dmb sy
; THUMBM-NEXT: bx lr
%val = load atomic i8, ptr %ptr1 seq_cst, align 1
store atomic i8 %val, ptr %ptr2 seq_cst, align 1
ret void
}
define i64 @test_old_load_64bit(ptr %p) {
; ARM-LABEL: test_old_load_64bit:
; ARM: @ %bb.0:
; ARM-NEXT: ldrexd r0, r1, [r0]
; ARM-NEXT: clrex
; ARM-NEXT: dmb ish
; ARM-NEXT: bx lr
;
; ARMOPTNONE-LABEL: test_old_load_64bit:
; ARMOPTNONE: @ %bb.0:
; ARMOPTNONE-NEXT: ldrexd r2, r3, [r0]
; ARMOPTNONE-NEXT: mov r0, r2
; ARMOPTNONE-NEXT: mov r1, r3
; ARMOPTNONE-NEXT: clrex
; ARMOPTNONE-NEXT: dmb ish
; ARMOPTNONE-NEXT: bx lr
;
; THUMBTWO-LABEL: test_old_load_64bit:
; THUMBTWO: @ %bb.0:
; THUMBTWO-NEXT: ldrexd r0, r1, [r0]
; THUMBTWO-NEXT: clrex
; THUMBTWO-NEXT: dmb ish
; THUMBTWO-NEXT: bx lr
;
; THUMBONE-LABEL: test_old_load_64bit:
; THUMBONE: @ %bb.0:
; THUMBONE-NEXT: push {r7, lr}
; THUMBONE-NEXT: sub sp, #8
; THUMBONE-NEXT: movs r2, #0
; THUMBONE-NEXT: str r2, [sp]
; THUMBONE-NEXT: str r2, [sp, #4]
; THUMBONE-NEXT: mov r3, r2
; THUMBONE-NEXT: bl __sync_val_compare_and_swap_8
; THUMBONE-NEXT: add sp, #8
; THUMBONE-NEXT: pop {r7, pc}
;
; ARMV4-LABEL: test_old_load_64bit:
; ARMV4: @ %bb.0:
; ARMV4-NEXT: push {r11, lr}
; ARMV4-NEXT: mov r1, #5
; ARMV4-NEXT: bl __atomic_load_8
; ARMV4-NEXT: pop {r11, lr}
; ARMV4-NEXT: mov pc, lr
;
; ARMV6-LABEL: test_old_load_64bit:
; ARMV6: @ %bb.0:
; ARMV6-NEXT: ldrexd r0, r1, [r0]
; ARMV6-NEXT: mov r2, #0
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
; ARMV6-NEXT: bx lr
;
; THUMBM-LABEL: test_old_load_64bit:
; THUMBM: @ %bb.0:
; THUMBM-NEXT: push {r7, lr}
; THUMBM-NEXT: movs r1, #5
; THUMBM-NEXT: bl __atomic_load_8
; THUMBM-NEXT: pop {r7, pc}
%1 = load atomic i64, ptr %p seq_cst, align 8
ret i64 %1
}
define void @test_old_store_64bit(ptr %p, i64 %v) {
; ARM-LABEL: test_old_store_64bit:
; ARM: @ %bb.0:
; ARM-NEXT: push {r4, r5, lr}
; ARM-NEXT: mov r3, r2
; ARM-NEXT: dmb ish
; ARM-NEXT: mov r2, r1
; ARM-NEXT: LBB5_1: @ %atomicrmw.start
; ARM-NEXT: @ =>This Inner Loop Header: Depth=1
; ARM-NEXT: ldrexd r4, r5, [r0]
; ARM-NEXT: strexd r1, r2, r3, [r0]
; ARM-NEXT: cmp r1, #0
; ARM-NEXT: bne LBB5_1
; ARM-NEXT: @ %bb.2: @ %atomicrmw.end
; ARM-NEXT: dmb ish
; ARM-NEXT: pop {r4, r5, pc}
;
; ARMOPTNONE-LABEL: test_old_store_64bit:
; ARMOPTNONE: @ %bb.0:
; ARMOPTNONE-NEXT: push {r4, r5, r7, lr}
; ARMOPTNONE-NEXT: add r7, sp, #8
; ARMOPTNONE-NEXT: push {r8, r10, r11}
; ARMOPTNONE-NEXT: sub sp, sp, #20
; ARMOPTNONE-NEXT: str r0, [sp] @ 4-byte Spill
; ARMOPTNONE-NEXT: str r2, [sp, #4] @ 4-byte Spill
; ARMOPTNONE-NEXT: str r1, [sp, #8] @ 4-byte Spill
; ARMOPTNONE-NEXT: dmb ish
; ARMOPTNONE-NEXT: ldr r1, [r0]
; ARMOPTNONE-NEXT: ldr r0, [r0, #4]
; ARMOPTNONE-NEXT: str r1, [sp, #12] @ 4-byte Spill
; ARMOPTNONE-NEXT: str r0, [sp, #16] @ 4-byte Spill
; ARMOPTNONE-NEXT: b LBB5_1
; ARMOPTNONE-NEXT: LBB5_1: @ %atomicrmw.start
; ARMOPTNONE-NEXT: @ =>This Loop Header: Depth=1
; ARMOPTNONE-NEXT: @ Child Loop BB5_2 Depth 2
; ARMOPTNONE-NEXT: ldr r1, [sp, #16] @ 4-byte Reload
; ARMOPTNONE-NEXT: ldr r2, [sp, #12] @ 4-byte Reload
; ARMOPTNONE-NEXT: ldr r3, [sp] @ 4-byte Reload
; ARMOPTNONE-NEXT: ldr r0, [sp, #4] @ 4-byte Reload
; ARMOPTNONE-NEXT: ldr r10, [sp, #8] @ 4-byte Reload
; ARMOPTNONE-NEXT: @ kill: def $r10 killed $r10 def $r10_r11
; ARMOPTNONE-NEXT: mov r11, r0
; ARMOPTNONE-NEXT: mov r8, r2
; ARMOPTNONE-NEXT: mov r9, r1
; ARMOPTNONE-NEXT: LBB5_2: @ %atomicrmw.start
; ARMOPTNONE-NEXT: @ Parent Loop BB5_1 Depth=1
; ARMOPTNONE-NEXT: @ => This Inner Loop Header: Depth=2
; ARMOPTNONE-NEXT: ldrexd r4, r5, [r3]
; ARMOPTNONE-NEXT: cmp r4, r8
; ARMOPTNONE-NEXT: cmpeq r5, r9
; ARMOPTNONE-NEXT: bne LBB5_4
; ARMOPTNONE-NEXT: @ %bb.3: @ %atomicrmw.start
; ARMOPTNONE-NEXT: @ in Loop: Header=BB5_2 Depth=2
; ARMOPTNONE-NEXT: strexd r0, r10, r11, [r3]
; ARMOPTNONE-NEXT: cmp r0, #0
; ARMOPTNONE-NEXT: bne LBB5_2
; ARMOPTNONE-NEXT: LBB5_4: @ %atomicrmw.start
; ARMOPTNONE-NEXT: @ in Loop: Header=BB5_1 Depth=1
; ARMOPTNONE-NEXT: mov r0, r5
; ARMOPTNONE-NEXT: eor r3, r0, r1
; ARMOPTNONE-NEXT: mov r1, r4
; ARMOPTNONE-NEXT: eor r2, r1, r2
; ARMOPTNONE-NEXT: orr r2, r2, r3
; ARMOPTNONE-NEXT: cmp r2, #0
; ARMOPTNONE-NEXT: str r1, [sp, #12] @ 4-byte Spill
; ARMOPTNONE-NEXT: str r0, [sp, #16] @ 4-byte Spill
; ARMOPTNONE-NEXT: bne LBB5_1
; ARMOPTNONE-NEXT: b LBB5_5
; ARMOPTNONE-NEXT: LBB5_5: @ %atomicrmw.end
; ARMOPTNONE-NEXT: dmb ish
; ARMOPTNONE-NEXT: sub sp, r7, #20
; ARMOPTNONE-NEXT: pop {r8, r10, r11}
; ARMOPTNONE-NEXT: pop {r4, r5, r7, pc}
;
; THUMBTWO-LABEL: test_old_store_64bit:
; THUMBTWO: @ %bb.0:
; THUMBTWO-NEXT: dmb ish
; THUMBTWO-NEXT: LBB5_1: @ %atomicrmw.start
; THUMBTWO-NEXT: @ =>This Inner Loop Header: Depth=1
; THUMBTWO-NEXT: ldrexd r3, r9, [r0]
; THUMBTWO-NEXT: strexd r3, r1, r2, [r0]
; THUMBTWO-NEXT: cmp r3, #0
; THUMBTWO-NEXT: bne LBB5_1
; THUMBTWO-NEXT: @ %bb.2: @ %atomicrmw.end
; THUMBTWO-NEXT: dmb ish
; THUMBTWO-NEXT: bx lr
;
; THUMBONE-LABEL: test_old_store_64bit:
; THUMBONE: @ %bb.0:
; THUMBONE-NEXT: push {r7, lr}
; THUMBONE-NEXT: bl __sync_lock_test_and_set_8
; THUMBONE-NEXT: pop {r7, pc}
;
; ARMV4-LABEL: test_old_store_64bit:
; ARMV4: @ %bb.0:
; ARMV4-NEXT: push {r11, lr}
; ARMV4-NEXT: sub sp, sp, #8
; ARMV4-NEXT: mov r1, #5
; ARMV4-NEXT: str r1, [sp]
; ARMV4-NEXT: bl __atomic_store_8
; ARMV4-NEXT: add sp, sp, #8
; ARMV4-NEXT: pop {r11, lr}
; ARMV4-NEXT: mov pc, lr
;
; ARMV6-LABEL: test_old_store_64bit:
; ARMV6: @ %bb.0:
; ARMV6-NEXT: push {r4, r5, r11, lr}
; ARMV6-NEXT: @ kill: def $r3 killed $r3 killed $r2_r3 def $r2_r3
; ARMV6-NEXT: mov r1, #0
; ARMV6-NEXT: @ kill: def $r2 killed $r2 killed $r2_r3 def $r2_r3
; ARMV6-NEXT: mcr p15, #0, r1, c7, c10, #5
; ARMV6-NEXT: .LBB5_1: @ %atomicrmw.start
; ARMV6-NEXT: @ =>This Inner Loop Header: Depth=1
; ARMV6-NEXT: ldrexd r4, r5, [r0]
; ARMV6-NEXT: strexd r1, r2, r3, [r0]
; ARMV6-NEXT: cmp r1, #0
; ARMV6-NEXT: bne .LBB5_1
; ARMV6-NEXT: @ %bb.2: @ %atomicrmw.end
; ARMV6-NEXT: mov r0, #0
; ARMV6-NEXT: mcr p15, #0, r0, c7, c10, #5
; ARMV6-NEXT: pop {r4, r5, r11, pc}
;
; THUMBM-LABEL: test_old_store_64bit:
; THUMBM: @ %bb.0:
; THUMBM-NEXT: push {r7, lr}
; THUMBM-NEXT: sub sp, #8
; THUMBM-NEXT: movs r1, #5
; THUMBM-NEXT: str r1, [sp]
; THUMBM-NEXT: bl __atomic_store_8
; THUMBM-NEXT: add sp, #8
; THUMBM-NEXT: pop {r7, pc}
store atomic i64 %v, ptr %p seq_cst, align 8
ret void
}
|
