1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -relocation-model=dynamic-no-pic -mtriple=thumbv7-apple-darwin | FileCheck %s --check-prefix=ARM
define i32 @t1(ptr nocapture %ptr) nounwind readonly {
entry:
; ARM: t1
%add.ptr = getelementptr inbounds i32, ptr %ptr, i32 1
%0 = load i32, ptr %add.ptr, align 4
; ARM: ldr r{{[0-9]}}, [r0, #4]
ret i32 %0
}
define i32 @t2(ptr nocapture %ptr) nounwind readonly {
entry:
; ARM: t2
%add.ptr = getelementptr inbounds i32, ptr %ptr, i32 63
%0 = load i32, ptr %add.ptr, align 4
; ARM: ldr.w r{{[0-9]}}, [r0, #252]
ret i32 %0
}
define zeroext i16 @t3(ptr nocapture %ptr) nounwind readonly {
entry:
; ARM: t3
%add.ptr = getelementptr inbounds i16, ptr %ptr, i16 1
%0 = load i16, ptr %add.ptr, align 4
; ARM: ldrh r{{[0-9]}}, [r0, #2]
ret i16 %0
}
define zeroext i16 @t4(ptr nocapture %ptr) nounwind readonly {
entry:
; ARM: t4
%add.ptr = getelementptr inbounds i16, ptr %ptr, i16 63
%0 = load i16, ptr %add.ptr, align 4
; ARM: ldrh.w r{{[0-9]}}, [r0, #126]
ret i16 %0
}
define zeroext i8 @t5(ptr nocapture %ptr) nounwind readonly {
entry:
; ARM: t5
%add.ptr = getelementptr inbounds i8, ptr %ptr, i8 1
%0 = load i8, ptr %add.ptr, align 4
; ARM: ldrb r{{[0-9]}}, [r0, #1]
ret i8 %0
}
define zeroext i8 @t6(ptr nocapture %ptr) nounwind readonly {
entry:
; ARM: t6
%add.ptr = getelementptr inbounds i8, ptr %ptr, i8 63
%0 = load i8, ptr %add.ptr, align 4
; ARM: ldrb.w r{{[0-9]}}, [r0, #63]
ret i8 %0
}
|
