1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=arm-eabi -mattr=+v6 %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-ARM
; RUN: llc -mtriple=thumbv6m-none-eabi %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-V6
; RUN: llc -mtriple=thumbv7m-none-eabi %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-V7
define i32 @test1(i32 %X) nounwind {
; CHECK-LABEL: test1:
; CHECK: @ %bb.0:
; CHECK-NEXT: rev16 r0, r0
; CHECK-NEXT: bx lr
%tmp1 = lshr i32 %X, 8
%X15 = bitcast i32 %X to i32
%tmp4 = shl i32 %X15, 8
%tmp2 = and i32 %tmp1, 16711680
%tmp5 = and i32 %tmp4, -16777216
%tmp9 = and i32 %tmp1, 255
%tmp13 = and i32 %tmp4, 65280
%tmp6 = or i32 %tmp5, %tmp2
%tmp10 = or i32 %tmp6, %tmp13
%tmp14 = or i32 %tmp10, %tmp9
ret i32 %tmp14
}
define i32 @test2(i32 %X) nounwind {
; CHECK-LABEL: test2:
; CHECK: @ %bb.0:
; CHECK-NEXT: revsh r0, r0
; CHECK-NEXT: bx lr
%tmp1 = lshr i32 %X, 8
%tmp1.upgrd.1 = trunc i32 %tmp1 to i16
%tmp3 = trunc i32 %X to i16
%tmp2 = and i16 %tmp1.upgrd.1, 255
%tmp4 = shl i16 %tmp3, 8
%tmp5 = or i16 %tmp2, %tmp4
%tmp5.upgrd.2 = sext i16 %tmp5 to i32
ret i32 %tmp5.upgrd.2
}
; rdar://9147637
define i32 @test3(i16 zeroext %a) nounwind {
; CHECK-LABEL: test3:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: revsh r0, r0
; CHECK-NEXT: bx lr
entry:
%0 = tail call i16 @llvm.bswap.i16(i16 %a)
%1 = sext i16 %0 to i32
ret i32 %1
}
declare i16 @llvm.bswap.i16(i16) nounwind readnone
define i32 @test4(i16 zeroext %a) nounwind {
; CHECK-LABEL: test4:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: revsh r0, r0
; CHECK-NEXT: bx lr
entry:
%conv = zext i16 %a to i32
%shr9 = lshr i16 %a, 8
%conv2 = zext i16 %shr9 to i32
%shl = shl nuw nsw i32 %conv, 8
%or = or i32 %conv2, %shl
%sext = shl i32 %or, 16
%conv8 = ashr exact i32 %sext, 16
ret i32 %conv8
}
; rdar://9609059
define i32 @test5(i32 %i) nounwind readnone {
; CHECK-ARM-LABEL: test5:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: revsh r0, r0
; CHECK-ARM-NEXT: bx lr
;
; CHECK-V6-LABEL: test5:
; CHECK-V6: @ %bb.0: @ %entry
; CHECK-V6-NEXT: lsrs r1, r0, #8
; CHECK-V6-NEXT: uxtb r1, r1
; CHECK-V6-NEXT: lsls r0, r0, #24
; CHECK-V6-NEXT: asrs r0, r0, #16
; CHECK-V6-NEXT: adds r0, r0, r1
; CHECK-V6-NEXT: bx lr
;
; CHECK-V7-LABEL: test5:
; CHECK-V7: @ %bb.0: @ %entry
; CHECK-V7-NEXT: revsh r0, r0
; CHECK-V7-NEXT: bx lr
entry:
%shl = shl i32 %i, 24
%shr = ashr exact i32 %shl, 16
%shr23 = lshr i32 %i, 8
%and = and i32 %shr23, 255
%or = or i32 %shr, %and
ret i32 %or
}
; rdar://9609108
define i32 @test6(i32 %x) nounwind readnone {
; CHECK-LABEL: test6:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: rev16 r0, r0
; CHECK-NEXT: bx lr
entry:
%and = shl i32 %x, 8
%shl = and i32 %and, 65280
%and2 = lshr i32 %x, 8
%shr11 = and i32 %and2, 255
%shr5 = and i32 %and2, 16711680
%shl9 = and i32 %and, -16777216
%or = or i32 %shr5, %shl9
%or6 = or i32 %or, %shr11
%or10 = or i32 %or6, %shl
ret i32 %or10
}
; rdar://9164521
define i32 @test7(i32 %a) nounwind readnone {
; CHECK-ARM-LABEL: test7:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: rev r0, r0
; CHECK-ARM-NEXT: lsr r0, r0, #16
; CHECK-ARM-NEXT: bx lr
;
; CHECK-V6-LABEL: test7:
; CHECK-V6: @ %bb.0: @ %entry
; CHECK-V6-NEXT: rev r0, r0
; CHECK-V6-NEXT: lsrs r0, r0, #16
; CHECK-V6-NEXT: bx lr
;
; CHECK-V7-LABEL: test7:
; CHECK-V7: @ %bb.0: @ %entry
; CHECK-V7-NEXT: rev r0, r0
; CHECK-V7-NEXT: lsrs r0, r0, #16
; CHECK-V7-NEXT: bx lr
entry:
%and = lshr i32 %a, 8
%shr3 = and i32 %and, 255
%and2 = shl i32 %a, 8
%shl = and i32 %and2, 65280
%or = or i32 %shr3, %shl
ret i32 %or
}
define i32 @test8(i32 %a) nounwind readnone {
; CHECK-LABEL: test8:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: revsh r0, r0
; CHECK-NEXT: bx lr
entry:
%and = lshr i32 %a, 8
%shr4 = and i32 %and, 255
%and2 = shl i32 %a, 8
%or = or i32 %shr4, %and2
%sext = shl i32 %or, 16
%conv3 = ashr exact i32 %sext, 16
ret i32 %conv3
}
; rdar://10750814
define zeroext i16 @test9(i16 zeroext %v) nounwind readnone {
; CHECK-LABEL: test9:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: rev16 r0, r0
; CHECK-NEXT: bx lr
entry:
%conv = zext i16 %v to i32
%shr4 = lshr i32 %conv, 8
%shl = shl nuw nsw i32 %conv, 8
%or = or i32 %shr4, %shl
%conv3 = trunc i32 %or to i16
ret i16 %conv3
}
define zeroext i16 @test10(i16 zeroext %v) nounwind readnone {
; CHECK-LABEL: test10:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: rev16 r0, r0
; CHECK-NEXT: bx lr
entry:
%conv3 = call i16 @llvm.bswap.i16(i16 %v)
ret i16 %conv3
}
define i32 @pr55484(i32 %0) {
; CHECK-ARM-LABEL: pr55484:
; CHECK-ARM: @ %bb.0:
; CHECK-ARM-NEXT: lsr r1, r0, #8
; CHECK-ARM-NEXT: orr r0, r1, r0, lsl #8
; CHECK-ARM-NEXT: sxth r0, r0
; CHECK-ARM-NEXT: bx lr
;
; CHECK-V6-LABEL: pr55484:
; CHECK-V6: @ %bb.0:
; CHECK-V6-NEXT: lsls r1, r0, #8
; CHECK-V6-NEXT: lsrs r0, r0, #8
; CHECK-V6-NEXT: orrs r0, r1
; CHECK-V6-NEXT: sxth r0, r0
; CHECK-V6-NEXT: bx lr
;
; CHECK-V7-LABEL: pr55484:
; CHECK-V7: @ %bb.0:
; CHECK-V7-NEXT: lsrs r1, r0, #8
; CHECK-V7-NEXT: orr.w r0, r1, r0, lsl #8
; CHECK-V7-NEXT: sxth r0, r0
; CHECK-V7-NEXT: bx lr
%2 = lshr i32 %0, 8
%3 = shl i32 %0, 8
%4 = or i32 %2, %3
%5 = trunc i32 %4 to i16
%6 = sext i16 %5 to i32
ret i32 %6
}
|
