1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=arm-- -mattr=+fullfp16 < %s | FileCheck %s
define float @select_fneg_a_or_8_cmp_olt_a_neg8_f32(float %a, float %b) #0 {
; CHECK-LABEL: select_fneg_a_or_8_cmp_olt_a_neg8_f32:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f32 s0, #-8.000000e+00
; CHECK-NEXT: vmov s2, r0
; CHECK-NEXT: vminnm.f32 s0, s2, s0
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: eor r0, r0, #-2147483648
; CHECK-NEXT: mov pc, lr
%fneg.a = fneg nnan nsz float %a
%cmp.a = fcmp nnan nsz olt float %a, -8.0
%min.a = select nnan nsz i1 %cmp.a, float %fneg.a, float 8.0
ret float %min.a
}
define half @select_fneg_a_or_8_cmp_olt_a_neg8_f16(half %a, half %b) #0 {
; CHECK-LABEL: select_fneg_a_or_8_cmp_olt_a_neg8_f16:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f16 s0, #-8.000000e+00
; CHECK-NEXT: vmov.f16 s2, r0
; CHECK-NEXT: vminnm.f16 s0, s2, s0
; CHECK-NEXT: vneg.f16 s0, s0
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: mov pc, lr
%fneg.a = fneg nnan nsz half %a
%cmp.a = fcmp nnan nsz olt half %a, -8.0
%min.a = select nnan nsz i1 %cmp.a, half %fneg.a, half 8.0
ret half %min.a
}
define float @select_fneg_a_or_8_cmp_ogt_a_neg8_f32(float %a, float %b) #0 {
; CHECK-LABEL: select_fneg_a_or_8_cmp_ogt_a_neg8_f32:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f32 s0, #-8.000000e+00
; CHECK-NEXT: vmov s2, r0
; CHECK-NEXT: vmaxnm.f32 s0, s2, s0
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: eor r0, r0, #-2147483648
; CHECK-NEXT: mov pc, lr
%fneg.a = fneg nnan nsz float %a
%cmp.a = fcmp nnan nsz ogt float %a, -8.0
%min.a = select nnan nsz i1 %cmp.a, float %fneg.a, float 8.0
ret float %min.a
}
define half @select_fneg_a_or_8_cmp_ogt_a_neg8_f16(half %a, half %b) #0 {
; CHECK-LABEL: select_fneg_a_or_8_cmp_ogt_a_neg8_f16:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f16 s0, #-8.000000e+00
; CHECK-NEXT: vmov.f16 s2, r0
; CHECK-NEXT: vmaxnm.f16 s0, s2, s0
; CHECK-NEXT: vneg.f16 s0, s0
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: mov pc, lr
%fneg.a = fneg nnan nsz half %a
%cmp.a = fcmp nnan nsz ogt half %a, -8.0
%min.a = select nnan nsz i1 %cmp.a, half %fneg.a, half 8.0
ret half %min.a
}
define float @select_fsub0_or_8_cmp_olt_fsub1_neg8_f32(float %a, float %b) #0 {
; CHECK-LABEL: select_fsub0_or_8_cmp_olt_fsub1_neg8_f32:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f32 s0, #4.000000e+00
; CHECK-NEXT: vmov s2, r0
; CHECK-NEXT: vmov.f32 s4, #-8.000000e+00
; CHECK-NEXT: vsub.f32 s0, s0, s2
; CHECK-NEXT: vminnm.f32 s0, s0, s4
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: eor r0, r0, #-2147483648
; CHECK-NEXT: mov pc, lr
%sub.0 = fsub nnan nsz float 4.0, %a
%sub.1 = fsub nnan nsz float %a, 4.0
%cmp.a = fcmp nnan nsz olt float %sub.0, -8.0
%min.a = select nnan nsz i1 %cmp.a, float %sub.1, float 8.0
ret float %min.a
}
define float @select_fsub0_or_neg8_cmp_olt_fsub1_8_f32(float %a, float %b) #0 {
; CHECK-LABEL: select_fsub0_or_neg8_cmp_olt_fsub1_8_f32:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f32 s0, #4.000000e+00
; CHECK-NEXT: vmov s2, r0
; CHECK-NEXT: vmov.f32 s4, #8.000000e+00
; CHECK-NEXT: vsub.f32 s0, s0, s2
; CHECK-NEXT: vminnm.f32 s0, s0, s4
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: eor r0, r0, #-2147483648
; CHECK-NEXT: mov pc, lr
%sub.0 = fsub nnan nsz float 4.0, %a
%sub.1 = fsub nnan nsz float %a, 4.0
%cmp.a = fcmp nnan nsz olt float %sub.0, 8.0
%min.a = select nnan nsz i1 %cmp.a, float %sub.1, float -8.0
ret float %min.a
}
define float @select_mul4_or_neg8_cmp_olt_mulneg4_8_f32(float %a, float %b) #0 {
; CHECK-LABEL: select_mul4_or_neg8_cmp_olt_mulneg4_8_f32:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f32 s0, #-4.000000e+00
; CHECK-NEXT: vmov s2, r0
; CHECK-NEXT: vmov.f32 s4, #8.000000e+00
; CHECK-NEXT: vmul.f32 s0, s2, s0
; CHECK-NEXT: vminnm.f32 s0, s0, s4
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: eor r0, r0, #-2147483648
; CHECK-NEXT: mov pc, lr
%mul.0 = fmul nnan nsz float %a, 4.0
%mul.1 = fmul nnan nsz float %a, -4.0
%cmp.a = fcmp nnan nsz olt float %mul.1, 8.0
%min.a = select nnan nsz i1 %cmp.a, float %mul.0, float -8.0
ret float %min.a
}
define float @select_mul4_or_8_cmp_olt_mulneg4_neg8_f32(float %a, float %b) #0 {
; CHECK-LABEL: select_mul4_or_8_cmp_olt_mulneg4_neg8_f32:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f32 s0, #-4.000000e+00
; CHECK-NEXT: vmov s2, r0
; CHECK-NEXT: vmov.f32 s4, #-8.000000e+00
; CHECK-NEXT: vmul.f32 s0, s2, s0
; CHECK-NEXT: vminnm.f32 s0, s0, s4
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: eor r0, r0, #-2147483648
; CHECK-NEXT: mov pc, lr
%mul.0 = fmul nnan nsz float %a, 4.0
%mul.1 = fmul nnan nsz float %a, -4.0
%cmp.a = fcmp nnan nsz olt float %mul.1, -8.0
%min.a = select nnan nsz i1 %cmp.a, float %mul.0, float 8.0
ret float %min.a
}
define float @select_mul4_or_8_cmp_olt_mulneg4_8_f32(float %a, float %b) #0 {
; CHECK-LABEL: select_mul4_or_8_cmp_olt_mulneg4_8_f32:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f32 s0, #-4.000000e+00
; CHECK-NEXT: vmov s2, r0
; CHECK-NEXT: vmov.f32 s6, #8.000000e+00
; CHECK-NEXT: vmov.f32 s4, #4.000000e+00
; CHECK-NEXT: vmul.f32 s0, s2, s0
; CHECK-NEXT: vmul.f32 s2, s2, s4
; CHECK-NEXT: vcmp.f32 s6, s0
; CHECK-NEXT: vmrs APSR_nzcv, fpscr
; CHECK-NEXT: vselgt.f32 s0, s2, s6
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: mov pc, lr
%mul.0 = fmul nnan nsz float %a, 4.0
%mul.1 = fmul nnan nsz float %a, -4.0
%cmp.a = fcmp nnan nsz olt float %mul.1, 8.0
%min.a = select nnan nsz i1 %cmp.a, float %mul.0, float 8.0
ret float %min.a
}
define float @select_mul4_or_neg8_cmp_olt_mulneg4_neg8_f32(float %a, float %b) #0 {
; CHECK-LABEL: select_mul4_or_neg8_cmp_olt_mulneg4_neg8_f32:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f32 s0, #-4.000000e+00
; CHECK-NEXT: vmov s2, r0
; CHECK-NEXT: vmov.f32 s6, #-8.000000e+00
; CHECK-NEXT: vmov.f32 s4, #4.000000e+00
; CHECK-NEXT: vmul.f32 s0, s2, s0
; CHECK-NEXT: vmul.f32 s2, s2, s4
; CHECK-NEXT: vcmp.f32 s6, s0
; CHECK-NEXT: vmrs APSR_nzcv, fpscr
; CHECK-NEXT: vselgt.f32 s0, s2, s6
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: mov pc, lr
%mul.0 = fmul nnan nsz float %a, 4.0
%mul.1 = fmul nnan nsz float %a, -4.0
%cmp.a = fcmp nnan nsz olt float %mul.1, -8.0
%min.a = select nnan nsz i1 %cmp.a, float %mul.0, float -8.0
ret float %min.a
}
define float @select_mulneg4_or_neg8_cmp_olt_mul4_8_f32(float %a, float %b) #0 {
; CHECK-LABEL: select_mulneg4_or_neg8_cmp_olt_mul4_8_f32:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.f32 s0, #4.000000e+00
; CHECK-NEXT: vmov s2, r0
; CHECK-NEXT: vmov.f32 s4, #8.000000e+00
; CHECK-NEXT: vmul.f32 s0, s2, s0
; CHECK-NEXT: vminnm.f32 s0, s0, s4
; CHECK-NEXT: vmov r0, s0
; CHECK-NEXT: eor r0, r0, #-2147483648
; CHECK-NEXT: mov pc, lr
%mul.0 = fmul nnan nsz float %a, -4.0
%mul.1 = fmul nnan nsz float %a, 4.0
%cmp.a = fcmp nnan nsz olt float %mul.1, 8.0
%min.a = select nnan nsz i1 %cmp.a, float %mul.0, float -8.0
ret float %min.a
}
; FIXME: Should be unnecessary
attributes #0 = { "no-signed-zeros-fp-math"="true" }
|
