1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -march=hexagon < %s | FileCheck %s
define <64 x half> @f0(<64 x half> %a0, <64 x half> %a1) #0 {
; CHECK-LABEL: f0:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.qf16 = vadd(v0.hf,v1.hf)
; CHECK-NEXT: }
; CHECK-NEXT: {
; CHECK-NEXT: v0.hf = v0.qf16
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fadd <64 x half> %a0, %a1
ret <64 x half> %v0
}
define <32 x float> @f1(<32 x float> %a0, <32 x float> %a1) #0 {
; CHECK-LABEL: f1:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.qf32 = vadd(v0.sf,v1.sf)
; CHECK-NEXT: }
; CHECK-NEXT: {
; CHECK-NEXT: v0.sf = v0.qf32
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fadd <32 x float> %a0, %a1
ret <32 x float> %v0
}
define <64 x half> @f2(<64 x half> %a0, <64 x half> %a1) #0 {
; CHECK-LABEL: f2:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.qf16 = vsub(v0.hf,v1.hf)
; CHECK-NEXT: }
; CHECK-NEXT: {
; CHECK-NEXT: v0.hf = v0.qf16
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fsub <64 x half> %a0, %a1
ret <64 x half> %v0
}
define <32 x float> @f3(<32 x float> %a0, <32 x float> %a1) #0 {
; CHECK-LABEL: f3:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.qf32 = vsub(v0.sf,v1.sf)
; CHECK-NEXT: }
; CHECK-NEXT: {
; CHECK-NEXT: v0.sf = v0.qf32
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fsub <32 x float> %a0, %a1
ret <32 x float> %v0
}
define <64 x half> @f4(<64 x half> %a0, <64 x half> %a1) #0 {
; CHECK-LABEL: f4:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.qf16 = vmpy(v0.hf,v1.hf)
; CHECK-NEXT: }
; CHECK-NEXT: {
; CHECK-NEXT: v0.hf = v0.qf16
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fmul <64 x half> %a0, %a1
ret <64 x half> %v0
}
define <32 x float> @f5(<32 x float> %a0, <32 x float> %a1) #0 {
; CHECK-LABEL: f5:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.qf32 = vmpy(v0.sf,v1.sf)
; CHECK-NEXT: }
; CHECK-NEXT: {
; CHECK-NEXT: v0.sf = v0.qf32
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fmul <32 x float> %a0, %a1
ret <32 x float> %v0
}
define <64 x half> @f6(<64 x half> %a0, <64 x half> %a1) #1 {
; CHECK-LABEL: f6:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.hf = vadd(v0.hf,v1.hf)
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fadd <64 x half> %a0, %a1
ret <64 x half> %v0
}
define <32 x float> @f7(<32 x float> %a0, <32 x float> %a1) #1 {
; CHECK-LABEL: f7:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.sf = vadd(v0.sf,v1.sf)
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fadd <32 x float> %a0, %a1
ret <32 x float> %v0
}
define <64 x half> @f8(<64 x half> %a0, <64 x half> %a1) #1 {
; CHECK-LABEL: f8:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.hf = vsub(v0.hf,v1.hf)
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fsub <64 x half> %a0, %a1
ret <64 x half> %v0
}
define <32 x float> @f9(<32 x float> %a0, <32 x float> %a1) #1 {
; CHECK-LABEL: f9:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.sf = vsub(v0.sf,v1.sf)
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fsub <32 x float> %a0, %a1
ret <32 x float> %v0
}
define <64 x half> @f10(<64 x half> %a0, <64 x half> %a1) #1 {
; CHECK-LABEL: f10:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.hf = vmpy(v0.hf,v1.hf)
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fmul <64 x half> %a0, %a1
ret <64 x half> %v0
}
define <32 x float> @f11(<32 x float> %a0, <32 x float> %a1) #1 {
; CHECK-LABEL: f11:
; CHECK: // %bb.0: // %b0
; CHECK-NEXT: {
; CHECK-NEXT: v0.sf = vmpy(v0.sf,v1.sf)
; CHECK-NEXT: jumpr r31
; CHECK-NEXT: }
b0:
%v0 = fmul <32 x float> %a0, %a1
ret <32 x float> %v0
}
attributes #0 = { nounwind "target-cpu"="hexagonv69" "target-features"="+hvxv69,+hvx-length128b,+hvx-qfloat" }
attributes #1 = { nounwind "target-cpu"="hexagonv69" "target-features"="+hvxv69,+hvx-length128b,+hvx-ieee-fp" }
|
