1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
; RUN: llc -march=hexagon < %s | FileCheck %s
; Check if only one transfer immediate instruction is generated for init.end block.
; Since the transfer immediate of address operand is declared as not cheap, it
; should generate only one transfer immediate, rather than two of them.
; CHECK-LABEL: .LBB{{.*}}
; CHECK: r0 = ##_ZZ3foovE1x
; CHECK-NOT: r{{[1-9]*}} = ##_ZZ3foovE1x
; CHECK: memw(r0+#0) += #1
; CHECK: r{{.*}} = dealloc_return
%struct.FooBaz = type { i32 }
@_ZZ3foovE1x = internal global %struct.FooBaz zeroinitializer, align 4
@_ZGVZ3foovE1x = internal global i64 0, section ".bss._ZGVZ3foovE1x", align 8
@__dso_handle = external dso_local global i8
define dso_local ptr @_Z3foov() local_unnamed_addr optsize {
entry:
%0 = load atomic i8, ptr @_ZGVZ3foovE1x acquire, align 8
%guard.uninitialized = icmp eq i8 %0, 0
br i1 %guard.uninitialized, label %init.check, label %init.end
init.check: ; preds = %entry
%1 = tail call i32 @__cxa_guard_acquire(ptr nonnull @_ZGVZ3foovE1x)
%tobool = icmp eq i32 %1, 0
br i1 %tobool, label %init.end, label %init
init: ; preds = %init.check
tail call void @_ZN6FooBazC1Ev(ptr nonnull @_ZZ3foovE1x)
%2 = tail call i32 @__cxa_atexit(ptr @_ZN6FooBazD1Ev, ptr @_ZZ3foovE1x, ptr nonnull @__dso_handle)
tail call void @__cxa_guard_release(ptr nonnull @_ZGVZ3foovE1x)
br label %init.end
init.end: ; preds = %init, %init.check, %entry
%3 = load i32, ptr @_ZZ3foovE1x, align 4
%inc = add nsw i32 %3, 1
store i32 %inc, ptr @_ZZ3foovE1x, align 4
ret ptr @_ZZ3foovE1x
}
declare dso_local i32 @__cxa_guard_acquire(ptr) local_unnamed_addr
declare dso_local void @_ZN6FooBazC1Ev(ptr) unnamed_addr
declare dso_local void @_ZN6FooBazD1Ev(ptr) unnamed_addr
declare dso_local i32 @__cxa_atexit(ptr, ptr, ptr) local_unnamed_addr
declare dso_local void @__cxa_guard_release(ptr) local_unnamed_addr
|
