File: extract-elt-vNi1.ll

package info (click to toggle)
llvm-toolchain-16 1%3A16.0.6-15~deb12u1
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 1,634,792 kB
  • sloc: cpp: 6,179,261; ansic: 1,216,205; asm: 741,319; python: 196,614; objc: 75,325; f90: 49,640; lisp: 32,396; pascal: 12,286; sh: 9,394; perl: 7,442; ml: 5,494; awk: 3,523; makefile: 2,723; javascript: 1,206; xml: 886; fortran: 581; cs: 573
file content (18 lines) | stat: -rw-r--r-- 620 bytes parent folder | download | duplicates (22) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 
; RUN: llc -march=hexagon < %s | FileCheck %s

; Make sure that element no.1 extracted from <2 x i1> translates to extracting
; bit no.4 from the predicate register.

; CHECK: p[[P0:[0-3]]] = vcmpw.eq(r1:0,r3:2)
; CHECK: r[[R0:[0-9]+]] = p[[P0]]
; This is what we're really testing: the bit index of 4.
; CHECK: p[[P0]] = tstbit(r[[R0]],#4)

define i32 @fred(<2 x i32> %a0, <2 x i32> %a1) #0 {
  %v0 = icmp eq <2 x i32> %a0, %a1
  %v1 = extractelement <2 x i1> %v0, i32 1
  %v2 = zext i1 %v1 to i32
  ret i32 %v2
}

attributes #0 = { nounwind readnone "target-cpu"="hexagonv60" "target-features"="+hvx,+hvx-length64b" }