1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=mips64el-mti-linux-gnu -mattr=+single-float < %s | FileCheck %s
; This test casts a 32-bit float to a 64-bit int. This would cause a crash due
; to LLVM incorrectly lowering the float on single-float platforms.
define void @foo(ptr %in, ptr %out) {
; CHECK-LABEL: foo:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: daddiu $sp, $sp, -16
; CHECK-NEXT: .cfi_def_cfa_offset 16
; CHECK-NEXT: sd $5, 0($sp)
; CHECK-NEXT: sd $4, 8($sp)
; CHECK-NEXT: lwc1 $f0, 0($4)
; CHECK-NEXT: mfc1 $1, $f0
; CHECK-NEXT: lui $2, 32640
; CHECK-NEXT: and $2, $1, $2
; CHECK-NEXT: srl $2, $2, 23
; CHECK-NEXT: lui $3, 127
; CHECK-NEXT: ori $3, $3, 65535
; CHECK-NEXT: addiu $4, $zero, 150
; CHECK-NEXT: subu $4, $4, $2
; CHECK-NEXT: and $3, $1, $3
; CHECK-NEXT: lui $6, 128
; CHECK-NEXT: or $3, $3, $6
; CHECK-NEXT: dsll $3, $3, 32
; CHECK-NEXT: dsrl $3, $3, 32
; CHECK-NEXT: dsrlv $4, $3, $4
; CHECK-NEXT: addiu $6, $2, -150
; CHECK-NEXT: dsllv $3, $3, $6
; CHECK-NEXT: addiu $2, $2, -127
; CHECK-NEXT: slti $6, $2, 24
; CHECK-NEXT: movz $4, $3, $6
; CHECK-NEXT: sra $1, $1, 31
; CHECK-NEXT: xor $3, $4, $1
; CHECK-NEXT: dsubu $1, $3, $1
; CHECK-NEXT: slti $2, $2, 0
; CHECK-NEXT: movn $1, $zero, $2
; CHECK-NEXT: sd $1, 0($5)
; CHECK-NEXT: jr $ra
; CHECK-NEXT: daddiu $sp, $sp, 16
entry:
%in.addr = alloca ptr, align 8
%out.addr = alloca ptr, align 8
store ptr %in, ptr %in.addr, align 8
store ptr %out, ptr %out.addr, align 8
%0 = load ptr, ptr %in.addr, align 8
%1 = load float, ptr %0, align 4
%conv = fptosi float %1 to i64
%2 = load ptr, ptr %out.addr, align 8
store i64 %conv, ptr %2, align 8
ret void
}
|
