1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
|
; RUN: llc -verify-machineinstrs -mcpu=pwr4 -mattr=-altivec -mtriple powerpc-ibm-aix-xcoff \
; RUN: -filetype=obj -code-model=large -o %t.o < %s
; RUN: llvm-readobj --relocs --expand-relocs %t.o | FileCheck --check-prefixes=RELOC %s
; RUN: llvm-objdump -D -r --symbol-description %t.o | FileCheck --check-prefix=DIS %s
; RUN: llc -verify-machineinstrs -mcpu=pwr4 -mattr=-altivec -mtriple powerpc64-ibm-aix-xcoff \
; RUN: -filetype=obj -code-model=large -o %t64.o < %s
; RUN: llvm-readobj --relocs --expand-relocs %t64.o | FileCheck --check-prefixes=RELOC64 %s
; RUN: llvm-objdump -D -r --symbol-description %t64.o | FileCheck --check-prefix=DIS64 %s
@a = global i32 2, align 4
@b = global i32 10, align 4
@c = global i32 11, align 4
define i32 @foo() {
entry:
%0 = load i32, ptr @a, align 4
%1 = load i32, ptr @b, align 4
%add = add nsw i32 %0, %1
%2 = load i32, ptr @c, align 4
%add1 = add nsw i32 %add, %2
ret i32 %add1
}
; RELOC: Section (index: {{[0-9]+}}) .text {
; RELOC-NEXT: Relocation {
; RELOC-NEXT: Virtual Address: 0x2
; RELOC-NEXT: Symbol: a ([[#INDX:]])
; RELOC-NEXT: IsSigned: No
; RELOC-NEXT: FixupBitValue: 0
; RELOC-NEXT: Length: 16
; RELOC-NEXT: Type: R_TOCU (0x30)
; RELOC-NEXT: }
; RELOC-NEXT: Relocation {
; RELOC-NEXT: Virtual Address: 0x6
; RELOC-NEXT: Symbol: a ([[#INDX]])
; RELOC-NEXT: IsSigned: No
; RELOC-NEXT: FixupBitValue: 0
; RELOC-NEXT: Length: 16
; RELOC-NEXT: Type: R_TOCL (0x31)
; RELOC-NEXT: }
; RELOC-NEXT: Relocation {
; RELOC-NEXT: Virtual Address: 0xE
; RELOC-NEXT: Symbol: b ([[#INDX+2]])
; RELOC-NEXT: IsSigned: No
; RELOC-NEXT: FixupBitValue: 0
; RELOC-NEXT: Length: 16
; RELOC-NEXT: Type: R_TOCU (0x30)
; RELOC-NEXT: }
; RELOC-NEXT: Relocation {
; RELOC-NEXT: Virtual Address: 0x12
; RELOC-NEXT: Symbol: b ([[#INDX+2]])
; RELOC-NEXT: IsSigned: No
; RELOC-NEXT: FixupBitValue: 0
; RELOC-NEXT: Length: 16
; RELOC-NEXT: Type: R_TOCL (0x31)
; RELOC-NEXT: }
; RELOC-NEXT: Relocation {
; RELOC-NEXT: Virtual Address: 0x1A
; RELOC-NEXT: Symbol: c ([[#INDX+4]])
; RELOC-NEXT: IsSigned: No
; RELOC-NEXT: FixupBitValue: 0
; RELOC-NEXT: Length: 16
; RELOC-NEXT: Type: R_TOCU (0x30)
; RELOC-NEXT: }
; RELOC-NEXT: Relocation {
; RELOC-NEXT: Virtual Address: 0x1E
; RELOC-NEXT: Symbol: c ([[#INDX+4]])
; RELOC-NEXT: IsSigned: No
; RELOC-NEXT: FixupBitValue: 0
; RELOC-NEXT: Length: 16
; RELOC-NEXT: Type: R_TOCL (0x31)
; RELOC-NEXT: }
; DIS: Disassembly of section .text:
; DIS-EMPTY:
; DIS-NEXT: 00000000 (idx: {{[0-9]+}}) .foo:
; DIS-NEXT: 0: 3c 62 00 00 addis 3, 2, 0
; DIS-NEXT: 00000002: R_TOCU (idx: [[#INDX:]]) a[TE]
; DIS-NEXT: 4: 80 63 00 00 lwz 3, 0(3)
; DIS-NEXT: 00000006: R_TOCL (idx: [[#INDX]]) a[TE]
; DIS-NEXT: 8: 80 63 00 00 lwz 3, 0(3)
; DIS-NEXT: c: 3c 82 00 00 addis 4, 2, 0
; DIS-NEXT: 0000000e: R_TOCU (idx: [[#INDX+2]]) b[TE]
; DIS-NEXT: 10: 80 84 00 04 lwz 4, 4(4)
; DIS-NEXT: 00000012: R_TOCL (idx: [[#INDX+2]]) b[TE]
; DIS-NEXT: 14: 80 84 00 00 lwz 4, 0(4)
; DIS-NEXT: 18: 3c a2 00 00 addis 5, 2, 0
; DIS-NEXT: 0000001a: R_TOCU (idx: [[#INDX+4]]) c[TE]
; DIS-NEXT: 1c: 80 a5 00 08 lwz 5, 8(5)
; DIS-NEXT: 0000001e: R_TOCL (idx: [[#INDX+4]]) c[TE]
; DIS-NEXT: 20: 7c 63 22 14 add 3, 3, 4
; DIS-NEXT: 24: 80 a5 00 00 lwz 5, 0(5)
; DIS-NEXT: 28: 7c 63 2a 14 add 3, 3, 5
; DIS-NEXT: 2c: 4e 80 00 20 blr
; RELOC64: Section (index: {{[0-9]+}}) .text {
; RELOC64-NEXT: Relocation {
; RELOC64-NEXT: Virtual Address: 0x2
; RELOC64-NEXT: Symbol: a ([[#INDX:]])
; RELOC64-NEXT: IsSigned: No
; RELOC64-NEXT: FixupBitValue: 0
; RELOC64-NEXT: Length: 16
; RELOC64-NEXT: Type: R_TOCU (0x30)
; RELOC64-NEXT: }
; RELOC64-NEXT: Relocation {
; RELOC64-NEXT: Virtual Address: 0x6
; RELOC64-NEXT: Symbol: b ([[#INDX+2]])
; RELOC64-NEXT: IsSigned: No
; RELOC64-NEXT: FixupBitValue: 0
; RELOC64-NEXT: Length: 16
; RELOC64-NEXT: Type: R_TOCU (0x30)
; RELOC64-NEXT: }
; RELOC64-NEXT: Relocation {
; RELOC64-NEXT: Virtual Address: 0xA
; RELOC64-NEXT: Symbol: c ([[#INDX+4]])
; RELOC64-NEXT: IsSigned: No
; RELOC64-NEXT: FixupBitValue: 0
; RELOC64-NEXT: Length: 16
; RELOC64-NEXT: Type: R_TOCU (0x30)
; RELOC64-NEXT: }
; RELOC64-NEXT: Relocation {
; RELOC64-NEXT: Virtual Address: 0xE
; RELOC64-NEXT: Symbol: a ([[#INDX]])
; RELOC64-NEXT: IsSigned: No
; RELOC64-NEXT: FixupBitValue: 0
; RELOC64-NEXT: Length: 16
; RELOC64-NEXT: Type: R_TOCL (0x31)
; RELOC64-NEXT: }
; RELOC64-NEXT: Relocation {
; RELOC64-NEXT: Virtual Address: 0x12
; RELOC64-NEXT: Symbol: b ([[#INDX+2]])
; RELOC64-NEXT: IsSigned: No
; RELOC64-NEXT: FixupBitValue: 0
; RELOC64-NEXT: Length: 16
; RELOC64-NEXT: Type: R_TOCL (0x31)
; RELOC64-NEXT: }
; RELOC64-NEXT: Relocation {
; RELOC64-NEXT: Virtual Address: 0x16
; RELOC64-NEXT: Symbol: c ([[#INDX+4]])
; RELOC64-NEXT: IsSigned: No
; RELOC64-NEXT: FixupBitValue: 0
; RELOC64-NEXT: Length: 16
; RELOC64-NEXT: Type: R_TOCL (0x31)
; RELOC64-NEXT: }
; RELOC64-NEXT: }
; DIS64: Disassembly of section .text:
; DIS64-EMPTY:
; DIS64-NEXT: 0000000000000000 (idx: 3) .foo:
; DIS64-NEXT: 0: 3c 62 00 00 addis 3, 2, 0
; DIS64-NEXT: 0000000000000002: R_TOCU (idx: [[#INDX:]]) a[TE]
; DIS64-NEXT: 4: 3c 82 00 00 addis 4, 2, 0
; DIS64-NEXT: 0000000000000006: R_TOCU (idx: [[#INDX+2]]) b[TE]
; DIS64-NEXT: 8: 3c a2 00 00 addis 5, 2, 0
; DIS64-NEXT: 000000000000000a: R_TOCU (idx: [[#INDX+4]]) c[TE]
; DIS64-NEXT: c: e8 63 00 00 ld 3, 0(3)
; DIS64-NEXT: 000000000000000e: R_TOCL (idx: [[#INDX]]) a[TE]
; DIS64-NEXT: 10: e8 84 00 08 ld 4, 8(4)
; DIS64-NEXT: 0000000000000012: R_TOCL (idx: [[#INDX+2]]) b[TE]
; DIS64-NEXT: 14: e8 a5 00 10 ld 5, 16(5)
; DIS64-NEXT: 0000000000000016: R_TOCL (idx: [[#INDX+4]]) c[TE]
; DIS64-NEXT: 18: 80 63 00 00 lwz 3, 0(3)
; DIS64-NEXT: 1c: 80 84 00 00 lwz 4, 0(4)
; DIS64-NEXT: 20: 80 a5 00 00 lwz 5, 0(5)
; DIS64-NEXT: 24: 7c 63 22 14 add 3, 3, 4
; DIS64-NEXT: 28: 7c 63 2a 14 add 3, 3, 5
; DIS64-NEXT: 2c: 4e 80 00 20 blr
|
