1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -ppc-asm-full-reg-names -verify-machineinstrs < %s -mtriple=ppc32-- -mcpu=ppc32 | FileCheck %s --check-prefixes=X32
; RUN: llc -ppc-asm-full-reg-names -verify-machineinstrs < %s -mtriple=ppc32-- -mcpu=pwr7 | FileCheck %s --check-prefixes=X32,PWR7_32
; RUN: llc -ppc-asm-full-reg-names -verify-machineinstrs < %s -mtriple=powerpc64-- -mcpu=ppc64 | FileCheck %s --check-prefixes=X64
; RUN: llc -ppc-asm-full-reg-names -verify-machineinstrs < %s -mtriple=powerpc64-- -mcpu=pwr7 | FileCheck %s --check-prefixes=PWR7_64
; RUN: llc -ppc-asm-full-reg-names -verify-machineinstrs < %s -mtriple=powerpc64-- -mcpu=a2 | FileCheck %s --check-prefixes=A2_64
define void @STWBRX(i32 %i, ptr %ptr, i32 %off) {
; X32-LABEL: STWBRX:
; X32: # %bb.0:
; X32-NEXT: stwbrx r3, r4, r5
; X32-NEXT: blr
;
; X64-LABEL: STWBRX:
; X64: # %bb.0:
; X64-NEXT: extsw r5, r5
; X64-NEXT: stwbrx r3, r4, r5
; X64-NEXT: blr
;
; PWR7_64-LABEL: STWBRX:
; PWR7_64: # %bb.0:
; PWR7_64-NEXT: extsw r5, r5
; PWR7_64-NEXT: stwbrx r3, r4, r5
; PWR7_64-NEXT: blr
;
; A2_64-LABEL: STWBRX:
; A2_64: # %bb.0:
; A2_64-NEXT: extsw r5, r5
; A2_64-NEXT: stwbrx r3, r4, r5
; A2_64-NEXT: blr
%tmp1 = getelementptr i8, ptr %ptr, i32 %off
%tmp13 = tail call i32 @llvm.bswap.i32( i32 %i )
store i32 %tmp13, ptr %tmp1
ret void
}
define i32 @LWBRX(ptr %ptr, i32 %off) {
; X32-LABEL: LWBRX:
; X32: # %bb.0:
; X32-NEXT: lwbrx r3, r3, r4
; X32-NEXT: blr
;
; X64-LABEL: LWBRX:
; X64: # %bb.0:
; X64-NEXT: extsw r4, r4
; X64-NEXT: lwbrx r3, r3, r4
; X64-NEXT: blr
;
; PWR7_64-LABEL: LWBRX:
; PWR7_64: # %bb.0:
; PWR7_64-NEXT: extsw r4, r4
; PWR7_64-NEXT: lwbrx r3, r3, r4
; PWR7_64-NEXT: blr
;
; A2_64-LABEL: LWBRX:
; A2_64: # %bb.0:
; A2_64-NEXT: extsw r4, r4
; A2_64-NEXT: lwbrx r3, r3, r4
; A2_64-NEXT: blr
%tmp1 = getelementptr i8, ptr %ptr, i32 %off
%tmp = load i32, ptr %tmp1
%tmp14 = tail call i32 @llvm.bswap.i32( i32 %tmp )
ret i32 %tmp14
}
define void @STHBRX(i16 %s, ptr %ptr, i32 %off) {
; X32-LABEL: STHBRX:
; X32: # %bb.0:
; X32-NEXT: sthbrx r3, r4, r5
; X32-NEXT: blr
;
; X64-LABEL: STHBRX:
; X64: # %bb.0:
; X64-NEXT: extsw r5, r5
; X64-NEXT: sthbrx r3, r4, r5
; X64-NEXT: blr
;
; PWR7_64-LABEL: STHBRX:
; PWR7_64: # %bb.0:
; PWR7_64-NEXT: extsw r5, r5
; PWR7_64-NEXT: sthbrx r3, r4, r5
; PWR7_64-NEXT: blr
;
; A2_64-LABEL: STHBRX:
; A2_64: # %bb.0:
; A2_64-NEXT: extsw r5, r5
; A2_64-NEXT: sthbrx r3, r4, r5
; A2_64-NEXT: blr
%tmp1 = getelementptr i8, ptr %ptr, i32 %off
%tmp5 = call i16 @llvm.bswap.i16( i16 %s )
store i16 %tmp5, ptr %tmp1
ret void
}
define i16 @LHBRX(ptr %ptr, i32 %off) {
; X32-LABEL: LHBRX:
; X32: # %bb.0:
; X32-NEXT: lhbrx r3, r3, r4
; X32-NEXT: blr
;
; X64-LABEL: LHBRX:
; X64: # %bb.0:
; X64-NEXT: extsw r4, r4
; X64-NEXT: lhbrx r3, r3, r4
; X64-NEXT: blr
;
; PWR7_64-LABEL: LHBRX:
; PWR7_64: # %bb.0:
; PWR7_64-NEXT: extsw r4, r4
; PWR7_64-NEXT: lhbrx r3, r3, r4
; PWR7_64-NEXT: blr
;
; A2_64-LABEL: LHBRX:
; A2_64: # %bb.0:
; A2_64-NEXT: extsw r4, r4
; A2_64-NEXT: lhbrx r3, r3, r4
; A2_64-NEXT: blr
%tmp1 = getelementptr i8, ptr %ptr, i32 %off
%tmp = load i16, ptr %tmp1
%tmp6 = call i16 @llvm.bswap.i16( i16 %tmp )
ret i16 %tmp6
}
; TODO: combine the bswap feeding a store on subtargets
; that do not have an STDBRX.
define void @STDBRX(i64 %i, ptr %ptr, i64 %off) {
; PWR7_32-LABEL: STDBRX:
; PWR7_32: # %bb.0:
; PWR7_32-NEXT: li r6, 4
; PWR7_32-NEXT: add r7, r5, r8
; PWR7_32-NEXT: stwbrx r4, r5, r8
; PWR7_32-NEXT: stwbrx r3, r7, r6
; PWR7_32-NEXT: blr
;
; X64-LABEL: STDBRX:
; X64: # %bb.0:
; X64-NEXT: rotldi r6, r3, 16
; X64-NEXT: rotldi r7, r3, 8
; X64-NEXT: rldimi r7, r6, 8, 48
; X64-NEXT: rotldi r6, r3, 24
; X64-NEXT: rldimi r7, r6, 16, 40
; X64-NEXT: rotldi r6, r3, 32
; X64-NEXT: rldimi r7, r6, 24, 32
; X64-NEXT: rotldi r6, r3, 48
; X64-NEXT: rldimi r7, r6, 40, 16
; X64-NEXT: rotldi r6, r3, 56
; X64-NEXT: rldimi r7, r6, 48, 8
; X64-NEXT: rldimi r7, r3, 56, 0
; X64-NEXT: stdx r7, r4, r5
; X64-NEXT: blr
;
; PWR7_64-LABEL: STDBRX:
; PWR7_64: # %bb.0:
; PWR7_64-NEXT: stdbrx r3, r4, r5
; PWR7_64-NEXT: blr
;
; A2_64-LABEL: STDBRX:
; A2_64: # %bb.0:
; A2_64-NEXT: stdbrx r3, r4, r5
; A2_64-NEXT: blr
%tmp1 = getelementptr i8, ptr %ptr, i64 %off
%tmp13 = tail call i64 @llvm.bswap.i64( i64 %i )
store i64 %tmp13, ptr %tmp1
ret void
}
define i64 @LDBRX(ptr %ptr, i64 %off) {
; PWR7_32-LABEL: LDBRX:
; PWR7_32: # %bb.0:
; PWR7_32-NEXT: li r5, 4
; PWR7_32-NEXT: add r7, r3, r6
; PWR7_32-NEXT: lwbrx r4, r3, r6
; PWR7_32-NEXT: lwbrx r3, r7, r5
; PWR7_32-NEXT: blr
;
; X64-LABEL: LDBRX:
; X64: # %bb.0:
; X64-NEXT: li r6, 4
; X64-NEXT: lwbrx r5, r3, r4
; X64-NEXT: add r3, r3, r4
; X64-NEXT: lwbrx r3, r3, r6
; X64-NEXT: rldimi r5, r3, 32, 0
; X64-NEXT: mr r3, r5
; X64-NEXT: blr
;
; PWR7_64-LABEL: LDBRX:
; PWR7_64: # %bb.0:
; PWR7_64-NEXT: ldbrx r3, r3, r4
; PWR7_64-NEXT: blr
;
; A2_64-LABEL: LDBRX:
; A2_64: # %bb.0:
; A2_64-NEXT: ldbrx r3, r3, r4
; A2_64-NEXT: blr
%tmp1 = getelementptr i8, ptr %ptr, i64 %off
%tmp = load i64, ptr %tmp1
%tmp14 = tail call i64 @llvm.bswap.i64( i64 %tmp )
ret i64 %tmp14
}
declare i16 @llvm.bswap.i16(i16)
declare i32 @llvm.bswap.i32(i32)
declare i64 @llvm.bswap.i64(i64)
|
