1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -target-abi ilp32f -mattr=+f < %s \
; RUN: | FileCheck --check-prefix=RV32F %s
; RUN: llc -mtriple=riscv32 -target-abi ilp32d -mattr=+f,+d < %s \
; RUN: | FileCheck --check-prefix=RV32D %s
; RUN: llc -mtriple=riscv64 -target-abi lp64f -mattr=+f < %s \
; RUN: | FileCheck --check-prefix=RV64F %s
; RUN: llc -mtriple=riscv64 -target-abi lp64d -mattr=+f,+d < %s \
; RUN: | FileCheck --check-prefix=RV64D %s
define float @f32_positive_zero(ptr %pf) nounwind {
; RV32F-LABEL: f32_positive_zero:
; RV32F: # %bb.0:
; RV32F-NEXT: fmv.w.x fa0, zero
; RV32F-NEXT: ret
;
; RV32D-LABEL: f32_positive_zero:
; RV32D: # %bb.0:
; RV32D-NEXT: fmv.w.x fa0, zero
; RV32D-NEXT: ret
;
; RV64F-LABEL: f32_positive_zero:
; RV64F: # %bb.0:
; RV64F-NEXT: fmv.w.x fa0, zero
; RV64F-NEXT: ret
;
; RV64D-LABEL: f32_positive_zero:
; RV64D: # %bb.0:
; RV64D-NEXT: fmv.w.x fa0, zero
; RV64D-NEXT: ret
ret float 0.0
}
define float @f32_negative_zero(ptr %pf) nounwind {
; RV32F-LABEL: f32_negative_zero:
; RV32F: # %bb.0:
; RV32F-NEXT: fmv.w.x ft0, zero
; RV32F-NEXT: fneg.s fa0, ft0
; RV32F-NEXT: ret
;
; RV32D-LABEL: f32_negative_zero:
; RV32D: # %bb.0:
; RV32D-NEXT: fmv.w.x ft0, zero
; RV32D-NEXT: fneg.s fa0, ft0
; RV32D-NEXT: ret
;
; RV64F-LABEL: f32_negative_zero:
; RV64F: # %bb.0:
; RV64F-NEXT: fmv.w.x ft0, zero
; RV64F-NEXT: fneg.s fa0, ft0
; RV64F-NEXT: ret
;
; RV64D-LABEL: f32_negative_zero:
; RV64D: # %bb.0:
; RV64D-NEXT: fmv.w.x ft0, zero
; RV64D-NEXT: fneg.s fa0, ft0
; RV64D-NEXT: ret
ret float -0.0
}
define double @f64_positive_zero(ptr %pd) nounwind {
; RV32F-LABEL: f64_positive_zero:
; RV32F: # %bb.0:
; RV32F-NEXT: li a0, 0
; RV32F-NEXT: li a1, 0
; RV32F-NEXT: ret
;
; RV32D-LABEL: f64_positive_zero:
; RV32D: # %bb.0:
; RV32D-NEXT: fcvt.d.w fa0, zero
; RV32D-NEXT: ret
;
; RV64F-LABEL: f64_positive_zero:
; RV64F: # %bb.0:
; RV64F-NEXT: li a0, 0
; RV64F-NEXT: ret
;
; RV64D-LABEL: f64_positive_zero:
; RV64D: # %bb.0:
; RV64D-NEXT: fmv.d.x fa0, zero
; RV64D-NEXT: ret
ret double 0.0
}
define double @f64_negative_zero(ptr %pd) nounwind {
; RV32F-LABEL: f64_negative_zero:
; RV32F: # %bb.0:
; RV32F-NEXT: lui a1, 524288
; RV32F-NEXT: li a0, 0
; RV32F-NEXT: ret
;
; RV32D-LABEL: f64_negative_zero:
; RV32D: # %bb.0:
; RV32D-NEXT: fcvt.d.w ft0, zero
; RV32D-NEXT: fneg.d fa0, ft0
; RV32D-NEXT: ret
;
; RV64F-LABEL: f64_negative_zero:
; RV64F: # %bb.0:
; RV64F-NEXT: li a0, -1
; RV64F-NEXT: slli a0, a0, 63
; RV64F-NEXT: ret
;
; RV64D-LABEL: f64_negative_zero:
; RV64D: # %bb.0:
; RV64D-NEXT: fmv.d.x ft0, zero
; RV64D-NEXT: fneg.d fa0, ft0
; RV64D-NEXT: ret
ret double -0.0
}
|
