1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -mattr=+v -verify-machineinstrs -riscv-v-vector-bits-min=256 < %s | FileCheck %s --check-prefix=VLEN256
; RUN: llc -mtriple=riscv64 -mattr=+v -verify-machineinstrs -riscv-v-vector-bits-min=512 < %s | FileCheck %s --check-prefix=VLEN512
; RUN: llc -mtriple=riscv64 -mattr=+v -verify-machineinstrs -riscv-v-vector-bits-min=1024 < %s | FileCheck %s --check-prefix=VLEN1024
define <512 x i8> @bitcast_1024B(<256 x i16> %a, <512 x i8> %b) {
; VLEN256-LABEL: bitcast_1024B:
; VLEN256: # %bb.0:
; VLEN256-NEXT: addi a1, a0, 256
; VLEN256-NEXT: li a2, 256
; VLEN256-NEXT: vsetvli zero, a2, e8, m8, ta, ma
; VLEN256-NEXT: vle8.v v24, (a0)
; VLEN256-NEXT: vle8.v v0, (a1)
; VLEN256-NEXT: vadd.vv v8, v24, v8
; VLEN256-NEXT: vadd.vv v16, v0, v16
; VLEN256-NEXT: ret
;
; VLEN512-LABEL: bitcast_1024B:
; VLEN512: # %bb.0:
; VLEN512-NEXT: li a0, 512
; VLEN512-NEXT: vsetvli zero, a0, e8, m8, ta, ma
; VLEN512-NEXT: vadd.vv v8, v16, v8
; VLEN512-NEXT: ret
;
; VLEN1024-LABEL: bitcast_1024B:
; VLEN1024: # %bb.0:
; VLEN1024-NEXT: li a0, 512
; VLEN1024-NEXT: vsetvli zero, a0, e8, m4, ta, ma
; VLEN1024-NEXT: vadd.vv v8, v12, v8
; VLEN1024-NEXT: ret
%c = bitcast <256 x i16> %a to <512 x i8>
%v = add <512 x i8> %b, %c
ret <512 x i8> %v
}
|
