File: 2011-03-09-Physreg-Coalescing.ll

package info (click to toggle)
llvm-toolchain-16 1%3A16.0.6-15~deb12u1
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 1,634,792 kB
  • sloc: cpp: 6,179,261; ansic: 1,216,205; asm: 741,319; python: 196,614; objc: 75,325; f90: 49,640; lisp: 32,396; pascal: 12,286; sh: 9,394; perl: 7,442; ml: 5,494; awk: 3,523; makefile: 2,723; javascript: 1,206; xml: 886; fortran: 581; cs: 573
file content (21 lines) | stat: -rw-r--r-- 814 bytes parent folder | download | duplicates (13) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
 
; RUN: llc -mcpu=yonah < %s
; PR9438
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:32:32-n8:16:32"
target triple = "i386-unknown-freebsd9.0"

; The 'call fastcc' ties down %ebx, %ecx, and %edx.
; A MUL8r ties down %al, leaving no GR32_ABCD registers available.
; The coalescer can easily overallocate physical registers,
; and register allocation fails.

declare fastcc ptr @save_string(ptr %d, ptr nocapture %s) nounwind

define i32 @cvtchar(ptr nocapture %sp) nounwind {
  %temp.i = alloca [2 x i8], align 1
  %tmp1 = load i8, ptr %sp, align 1
  %div = udiv i8 %tmp1, 10
  %rem = urem i8 %div, 10
  store i8 %rem, ptr %temp.i, align 1
  %call.i = call fastcc ptr @save_string(ptr %sp, ptr %temp.i) nounwind
  ret i32 undef
}