1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s
; Verify that we don't crash when compiling this. We used to hit an
; assert like this
;
; llc: ../include/llvm/CodeGen/ValueTypes.h:251: llvm::MVT llvm::EVT::getSimpleVT() const: Assertion `isSimple() && "Expected a SimpleValueType!"' failed.
;
; due to getFauxShuffleMask not checking that the VT was simple before a call
; to getSimpleValueType().
define i1 @dont_hit_assert(i24 signext %d) {
; CHECK-LABEL: dont_hit_assert:
; CHECK: # %bb.0: # %for.cond
; CHECK-NEXT: xorl %eax, %eax
; CHECK-NEXT: retq
for.cond:
%t0 = insertelement <8 x i24> zeroinitializer, i24 1, i32 0
%t5 = icmp slt <8 x i24> %t0, zeroinitializer
%t7 = icmp slt i24 0, %d
%rdx.shuf = shufflevector <8 x i1> %t5, <8 x i1> undef, <8 x i32> <i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef>
%bin.rdx = and <8 x i1> %t5, %rdx.shuf
%rdx.shuf22 = shufflevector <8 x i1> %bin.rdx, <8 x i1> undef, <8 x i32> <i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
%bin.rdx23 = and <8 x i1> %bin.rdx, %rdx.shuf22
%rdx.shuf24 = shufflevector <8 x i1> %bin.rdx23, <8 x i1> undef, <8 x i32> <i32 1, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
%bin.rdx25 = and <8 x i1> %bin.rdx23, %rdx.shuf24
%t8 = extractelement <8 x i1> %bin.rdx25, i32 0
ret i1 %t8
}
|
