1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -codegenprepare -mtriple=powerpc64-unknown-linux-gnu -data-layout="E-m:e-i64:64-n32:64" -force-split-store < %s | FileCheck --check-prefix=BE %s
; RUN: opt -S -codegenprepare -mtriple=powerpc64le-unknown-linux-gnu -data-layout="e-m:e-i64:64-n32:64" -force-split-store < %s | FileCheck --check-prefix=LE %s
define void @split_store_align1(float %x, ptr %p) {
; BE-LABEL: @split_store_align1(
; BE-NEXT: [[B:%.*]] = bitcast float [[X:%.*]] to i32
; BE-NEXT: [[Z:%.*]] = zext i32 0 to i64
; BE-NEXT: [[S:%.*]] = shl nuw nsw i64 [[Z]], 32
; BE-NEXT: [[Z2:%.*]] = zext i32 [[B]] to i64
; BE-NEXT: [[O:%.*]] = or i64 [[S]], [[Z2]]
; BE-NEXT: [[TMP2:%.*]] = getelementptr i32, ptr [[P:%.*]], i32 1
; BE-NEXT: store i32 [[B]], ptr [[TMP2]], align 1
; BE-NEXT: store i32 0, ptr [[P]], align 1
; BE-NEXT: ret void
;
; LE-LABEL: @split_store_align1(
; LE-NEXT: [[B:%.*]] = bitcast float [[X:%.*]] to i32
; LE-NEXT: [[Z:%.*]] = zext i32 0 to i64
; LE-NEXT: [[S:%.*]] = shl nuw nsw i64 [[Z]], 32
; LE-NEXT: [[Z2:%.*]] = zext i32 [[B]] to i64
; LE-NEXT: [[O:%.*]] = or i64 [[S]], [[Z2]]
; LE-NEXT: store i32 [[B]], ptr [[P:%.*]], align 1
; LE-NEXT: [[TMP3:%.*]] = getelementptr i32, ptr [[P]], i32 1
; LE-NEXT: store i32 0, ptr [[TMP3]], align 1
; LE-NEXT: ret void
;
%b = bitcast float %x to i32
%z = zext i32 0 to i64
%s = shl nuw nsw i64 %z, 32
%z2 = zext i32 %b to i64
%o = or i64 %s, %z2
store i64 %o, ptr %p, align 1
ret void
}
define void @split_store_align2(float %x, ptr %p) {
; BE-LABEL: @split_store_align2(
; BE-NEXT: [[B:%.*]] = bitcast float [[X:%.*]] to i32
; BE-NEXT: [[Z:%.*]] = zext i32 0 to i64
; BE-NEXT: [[S:%.*]] = shl nuw nsw i64 [[Z]], 32
; BE-NEXT: [[Z2:%.*]] = zext i32 [[B]] to i64
; BE-NEXT: [[O:%.*]] = or i64 [[S]], [[Z2]]
; BE-NEXT: [[TMP2:%.*]] = getelementptr i32, ptr [[P:%.*]], i32 1
; BE-NEXT: store i32 [[B]], ptr [[TMP2]], align 2
; BE-NEXT: store i32 0, ptr [[P]], align 2
; BE-NEXT: ret void
;
; LE-LABEL: @split_store_align2(
; LE-NEXT: [[B:%.*]] = bitcast float [[X:%.*]] to i32
; LE-NEXT: [[Z:%.*]] = zext i32 0 to i64
; LE-NEXT: [[S:%.*]] = shl nuw nsw i64 [[Z]], 32
; LE-NEXT: [[Z2:%.*]] = zext i32 [[B]] to i64
; LE-NEXT: [[O:%.*]] = or i64 [[S]], [[Z2]]
; LE-NEXT: store i32 [[B]], ptr [[P:%.*]], align 2
; LE-NEXT: [[TMP3:%.*]] = getelementptr i32, ptr [[P]], i32 1
; LE-NEXT: store i32 0, ptr [[TMP3]], align 2
; LE-NEXT: ret void
;
%b = bitcast float %x to i32
%z = zext i32 0 to i64
%s = shl nuw nsw i64 %z, 32
%z2 = zext i32 %b to i64
%o = or i64 %s, %z2
store i64 %o, ptr %p, align 2
ret void
}
define void @split_store_align8(float %x, ptr %p) {
; BE-LABEL: @split_store_align8(
; BE-NEXT: [[B:%.*]] = bitcast float [[X:%.*]] to i32
; BE-NEXT: [[Z:%.*]] = zext i32 0 to i64
; BE-NEXT: [[S:%.*]] = shl nuw nsw i64 [[Z]], 32
; BE-NEXT: [[Z2:%.*]] = zext i32 [[B]] to i64
; BE-NEXT: [[O:%.*]] = or i64 [[S]], [[Z2]]
; BE-NEXT: [[TMP2:%.*]] = getelementptr i32, ptr [[P:%.*]], i32 1
; BE-NEXT: store i32 [[B]], ptr [[TMP2]], align 4
; BE-NEXT: store i32 0, ptr [[P]], align 8
; BE-NEXT: ret void
;
; LE-LABEL: @split_store_align8(
; LE-NEXT: [[B:%.*]] = bitcast float [[X:%.*]] to i32
; LE-NEXT: [[Z:%.*]] = zext i32 0 to i64
; LE-NEXT: [[S:%.*]] = shl nuw nsw i64 [[Z]], 32
; LE-NEXT: [[Z2:%.*]] = zext i32 [[B]] to i64
; LE-NEXT: [[O:%.*]] = or i64 [[S]], [[Z2]]
; LE-NEXT: store i32 [[B]], ptr [[P:%.*]], align 8
; LE-NEXT: [[TMP3:%.*]] = getelementptr i32, ptr [[P]], i32 1
; LE-NEXT: store i32 0, ptr [[TMP3]], align 4
; LE-NEXT: ret void
;
%b = bitcast float %x to i32
%z = zext i32 0 to i64
%s = shl nuw nsw i64 %z, 32
%z2 = zext i32 %b to i64
%o = or i64 %s, %z2
store i64 %o, ptr %p, align 8
ret void
}
|
