1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -passes=gvn < %s | FileCheck %s
@u = global i32 5, align 4
@w = global i32 10, align 4
define i32 @test_load_seq_cst_unordered() {
; CHECK-LABEL: @test_load_seq_cst_unordered(
; CHECK-NEXT: [[L1:%.*]] = load atomic i32, ptr @w unordered, align 4
; CHECK-NEXT: [[LV:%.*]] = load atomic i32, ptr @u seq_cst, align 4
; CHECK-NEXT: [[L2:%.*]] = load atomic i32, ptr @w unordered, align 4
; CHECK-NEXT: [[RES_1:%.*]] = sub i32 [[L1]], [[L2]]
; CHECK-NEXT: [[RES:%.*]] = add i32 [[RES_1]], [[LV]]
; CHECK-NEXT: ret i32 [[RES]]
;
%l1 = load atomic i32, ptr @w unordered, align 4
%lv = load atomic i32, ptr @u seq_cst, align 4
%l2 = load atomic i32, ptr @w unordered, align 4
%res.1 = sub i32 %l1, %l2
%res = add i32 %res.1, %lv
ret i32 %res
}
define i32 @test_load_acquire_unordered() {
; CHECK-LABEL: @test_load_acquire_unordered(
; CHECK-NEXT: [[L1:%.*]] = load atomic i32, ptr @w unordered, align 4
; CHECK-NEXT: [[LV:%.*]] = load atomic i32, ptr @u acquire, align 4
; CHECK-NEXT: [[L2:%.*]] = load atomic i32, ptr @w unordered, align 4
; CHECK-NEXT: [[RES_1:%.*]] = sub i32 [[L1]], [[L2]]
; CHECK-NEXT: [[RES:%.*]] = add i32 [[RES_1]], [[LV]]
; CHECK-NEXT: ret i32 [[RES]]
;
%l1 = load atomic i32, ptr @w unordered, align 4
%lv = load atomic i32, ptr @u acquire, align 4
%l2 = load atomic i32, ptr @w unordered, align 4
%res.1 = sub i32 %l1, %l2
%res = add i32 %res.1, %lv
ret i32 %res
}
define i32 @test_store_cst_unordered(i32 %x) {
; CHECK-LABEL: @test_store_cst_unordered(
; CHECK-NEXT: store atomic i32 [[X:%.*]], ptr @u seq_cst, align 4
; CHECK-NEXT: ret i32 0
;
%l1 = load atomic i32, ptr @w unordered, align 4
store atomic i32 %x, ptr @u seq_cst, align 4
%l2 = load atomic i32, ptr @w unordered, align 4
%res = sub i32 %l1, %l2
ret i32 %res
}
define i32 @test_store_release_unordered(i32 %x) {
; CHECK-LABEL: @test_store_release_unordered(
; CHECK-NEXT: store atomic i32 [[X:%.*]], ptr @u release, align 4
; CHECK-NEXT: ret i32 0
;
%l1 = load atomic i32, ptr @w unordered, align 4
store atomic i32 %x, ptr @u release, align 4
%l2 = load atomic i32, ptr @w unordered, align 4
%res = sub i32 %l1, %l2
ret i32 %res
}
define i32 @test_stores_seq_cst_unordered(i32 %x) {
; CHECK-LABEL: @test_stores_seq_cst_unordered(
; CHECK-NEXT: store atomic i32 [[X:%.*]], ptr @w unordered, align 4
; CHECK-NEXT: store atomic i32 [[X]], ptr @u seq_cst, align 4
; CHECK-NEXT: store atomic i32 0, ptr @w unordered, align 4
; CHECK-NEXT: ret i32 0
;
store atomic i32 %x, ptr @w unordered, align 4
store atomic i32 %x, ptr @u seq_cst, align 4
store atomic i32 0, ptr @w unordered, align 4
ret i32 0
}
define i32 @test_stores_release_unordered(i32 %x) {
; CHECK-LABEL: @test_stores_release_unordered(
; CHECK-NEXT: store atomic i32 [[X:%.*]], ptr @w unordered, align 4
; CHECK-NEXT: store atomic i32 [[X]], ptr @u release, align 4
; CHECK-NEXT: store atomic i32 0, ptr @w unordered, align 4
; CHECK-NEXT: ret i32 0
;
store atomic i32 %x, ptr @w unordered, align 4
store atomic i32 %x, ptr @u release, align 4
store atomic i32 0, ptr @w unordered, align 4
ret i32 0
}
; Must respect total order for seq_cst even for unrelated addresses
define i32 @neg_load_seq_cst() {
; CHECK-LABEL: @neg_load_seq_cst(
; CHECK-NEXT: [[L1:%.*]] = load atomic i32, ptr @w seq_cst, align 4
; CHECK-NEXT: [[LV:%.*]] = load atomic i32, ptr @u seq_cst, align 4
; CHECK-NEXT: [[L2:%.*]] = load atomic i32, ptr @w seq_cst, align 4
; CHECK-NEXT: [[RES_1:%.*]] = sub i32 [[L1]], [[L2]]
; CHECK-NEXT: [[RES:%.*]] = add i32 [[RES_1]], [[LV]]
; CHECK-NEXT: ret i32 [[RES]]
;
%l1 = load atomic i32, ptr @w seq_cst, align 4
%lv = load atomic i32, ptr @u seq_cst, align 4
%l2 = load atomic i32, ptr @w seq_cst, align 4
%res.1 = sub i32 %l1, %l2
%res = add i32 %res.1, %lv
ret i32 %res
}
define i32 @neg_store_seq_cst(i32 %x) {
; CHECK-LABEL: @neg_store_seq_cst(
; CHECK-NEXT: [[L1:%.*]] = load atomic i32, ptr @w seq_cst, align 4
; CHECK-NEXT: store atomic i32 [[X:%.*]], ptr @u seq_cst, align 4
; CHECK-NEXT: [[L2:%.*]] = load atomic i32, ptr @w seq_cst, align 4
; CHECK-NEXT: [[RES:%.*]] = sub i32 [[L1]], [[L2]]
; CHECK-NEXT: ret i32 [[RES]]
;
%l1 = load atomic i32, ptr @w seq_cst, align 4
store atomic i32 %x, ptr @u seq_cst, align 4
%l2 = load atomic i32, ptr @w seq_cst, align 4
%res = sub i32 %l1, %l2
ret i32 %res
}
define i32 @neg_stores_seq_cst(i32 %x) {
; CHECK-LABEL: @neg_stores_seq_cst(
; CHECK-NEXT: store atomic i32 [[X:%.*]], ptr @w seq_cst, align 4
; CHECK-NEXT: store atomic i32 [[X]], ptr @u seq_cst, align 4
; CHECK-NEXT: store atomic i32 0, ptr @w seq_cst, align 4
; CHECK-NEXT: ret i32 0
;
store atomic i32 %x, ptr @w seq_cst, align 4
store atomic i32 %x, ptr @u seq_cst, align 4
store atomic i32 0, ptr @w seq_cst, align 4
ret i32 0
}
|
