1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
# RUN: llc -mtriple=amdgcn-- -run-pass=print-machine-uniformity -o - %s 2>&1 | FileCheck %s
# CHECK-LABEL: MachineUniformityInfo for function: test
# CHECK-LABEL: BLOCK bb.0
# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s1) = G_ICMP intpred(eq), %{{[0-9]*}}:_(s32), %{{[0-9]*}}:_
# CHECK-LABEL: BLOCK bb.1
# CHECK-NOT: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s32) = G_PHI %{{[0-9]*}}:_(s32), %bb.0, %{{[0-9]*}}:_(s32), %bb.2
# CHECK: DIVERGENT: G_BRCOND %{{[0-9]*}}:_(s1), %bb.3
# CHECK-LABEL: BLOCK bb.2
# CHECK-NOT: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s32), %{{[0-9]*}}:_(s1) = G_UADDO_
# CHECK-NOT: DIVERGENT: G_BRCOND %{{[0-9]*}}:_(s1), %bb.3
# CHECK-LABEL: BLOCK bb.3
# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s1) = G_PHI %{{[0-9]*}}:_(s1), %bb.1, %{{[0-9]*}}:_(s1), %bb.2
# CHECK: DIVERGENT: G_BRCOND %{{[0-9]*}}:_(s1), %bb.4
# CHECK: DIVERGENT: G_BR %bb.5
---
name: test
tracksRegLiveness: true
body: |
bb.0:
successors: %bb.1
%2:_(s1) = G_CONSTANT i1 true
%3:_(s1) = G_CONSTANT i1 false
%1:_(s32) = G_CONSTANT i32 0
%20:_(s32) = G_CONSTANT i32 7
%5:_(s32) = G_CONSTANT i32 -1
%4:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.workitem.id.x)
%6:_(s1) = G_ICMP intpred(eq), %4(s32), %5
bb.1:
successors: %bb.2, %bb.3
%8:_(s32) = G_PHI %20(s32), %bb.0, %21(s32), %bb.2
G_BRCOND %6(s1), %bb.3 ; Entrance to loop is divergent
bb.2:
successors: %bb.3, %bb.1
%21:_(s32), %22:_(s1) = G_UADDO %8, %5
%23:_(s1) = G_ICMP intpred(eq), %21(s32), %1
G_BRCOND %23(s1), %bb.3
G_BR %bb.1
bb.3:
%31:_(s1) = G_PHI %2(s1), %bb.1, %3(s1), %bb.2
S_ENDPGM 0
G_BRCOND %31(s1), %bb.4
G_BR %bb.5
bb.4:
G_BR %bb.5
bb.5:
...
|
