1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; RUN: llc -mtriple=aarch64-linux-gnu -O2 -o - %s | FileCheck %s
define i64 @test_ssub_nonneg_rhs(i64 %x) {
; CHECK-LABEL: test_ssub_nonneg_rhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: subs x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.ssub.sat.i64(i64 %x, i64 1)
ret i64 %sat
}
define i64 @test_ssub_neg_rhs(i64 %x) {
; CHECK-LABEL: test_ssub_neg_rhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: adds x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.ssub.sat.i64(i64 %x, i64 -1)
ret i64 %sat
}
define i64 @test_sadd_nonneg_rhs(i64 %x) {
; CHECK-LABEL: test_sadd_nonneg_rhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: adds x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.sadd.sat.i64(i64 %x, i64 1)
ret i64 %sat
}
define i64 @test_sadd_neg_rhs(i64 %x) {
; CHECK-LABEL: test_sadd_neg_rhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: subs x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.sadd.sat.i64(i64 %x, i64 -1)
ret i64 %sat
}
define i64 @test_ssub_nonneg_lhs(i64 %x) {
; CHECK-LABEL: test_ssub_nonneg_lhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #1 // =0x1
; CHECK-NEXT: mov x9, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x9, x8, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.ssub.sat.i64(i64 1, i64 %x)
ret i64 %sat
}
define i64 @test_ssub_neg_lhs(i64 %x) {
; CHECK-LABEL: test_ssub_neg_lhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #-1 // =0xffffffffffffffff
; CHECK-NEXT: mov x9, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x9, x8, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.ssub.sat.i64(i64 -1, i64 %x)
ret i64 %sat
}
define i64 @test_sadd_nonneg_lhs(i64 %x) {
; CHECK-LABEL: test_sadd_nonneg_lhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: adds x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.sadd.sat.i64(i64 1, i64 %x)
ret i64 %sat
}
define i64 @test_sadd_neg_lhs(i64 %x) {
; CHECK-LABEL: test_sadd_neg_lhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: subs x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.sadd.sat.i64(i64 -1, i64 %x)
ret i64 %sat
}
define i64 @test_ssub_nonneg_rhs_nonconst(i64 %x) {
; CHECK-LABEL: test_ssub_nonneg_rhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #123 // =0x7b
; CHECK-NEXT: mov x9, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: and x8, x0, x8
; CHECK-NEXT: subs x8, x0, x8
; CHECK-NEXT: csel x0, x9, x8, vs
; CHECK-NEXT: ret
%y = and i64 %x, 123
%sat = call i64 @llvm.ssub.sat.i64(i64 %x, i64 %y)
ret i64 %sat
}
define i64 @test_ssub_neg_rhs_nonconst(i64 %x) {
; CHECK-LABEL: test_ssub_neg_rhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: cmn x0, #1
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: csinv x9, x0, xzr, lt
; CHECK-NEXT: subs x9, x0, x9
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = call i64 @llvm.smin(i64 %x, i64 -1)
%sat = call i64 @llvm.ssub.sat.i64(i64 %x, i64 %y)
ret i64 %sat
}
define i64 @test_sadd_nonneg_rhs_nonconst(i64 %x) {
; CHECK-LABEL: test_sadd_nonneg_rhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: cmp x0, #1
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: csinc x9, x0, xzr, gt
; CHECK-NEXT: adds x9, x0, x9
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = call i64 @llvm.smax(i64 %x, i64 1)
%sat = call i64 @llvm.sadd.sat.i64(i64 %x, i64 %y)
ret i64 %sat
}
define i64 @test_sadd_neg_rhs_nonconst(i64 %x) {
; CHECK-LABEL: test_sadd_neg_rhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: orr x9, x0, #0x8000000000000000
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: adds x9, x0, x9
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = or i64 %x, u0x8000000000000000
%sat = call i64 @llvm.sadd.sat.i64(i64 %x, i64 %y)
ret i64 %sat
}
define i64 @test_ssub_nonneg_lhs_nonconst(i64 %x) {
; CHECK-LABEL: test_ssub_nonneg_lhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #123 // =0x7b
; CHECK-NEXT: mov x9, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: and x8, x0, x8
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x9, x8, vs
; CHECK-NEXT: ret
%y = and i64 %x, 123
%sat = call i64 @llvm.ssub.sat.i64(i64 %y, i64 %x)
ret i64 %sat
}
define i64 @test_ssub_neg_lhs_nonconst(i64 %x) {
; CHECK-LABEL: test_ssub_neg_lhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: cmn x0, #1
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: csinv x9, x0, xzr, lt
; CHECK-NEXT: subs x9, x9, x0
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = call i64 @llvm.smin(i64 %x, i64 -1)
%sat = call i64 @llvm.ssub.sat.i64(i64 %y, i64 %x)
ret i64 %sat
}
define i64 @test_sadd_nonneg_lhs_nonconst(i64 %x) {
; CHECK-LABEL: test_sadd_nonneg_lhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: cmp x0, #1
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: csinc x9, x0, xzr, gt
; CHECK-NEXT: adds x9, x9, x0
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = call i64 @llvm.smax(i64 %x, i64 1)
%sat = call i64 @llvm.sadd.sat.i64(i64 %y, i64 %x)
ret i64 %sat
}
define i64 @test_sadd_neg_lhs_nonconst(i64 %x) {
; CHECK-LABEL: test_sadd_neg_lhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: orr x9, x0, #0x8000000000000000
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: adds x9, x9, x0
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = or i64 %x, u0x8000000000000000
%sat = call i64 @llvm.sadd.sat.i64(i64 %y, i64 %x)
ret i64 %sat
}
declare i64 @llvm.sadd.sat.i64(i64, i64)
declare i64 @llvm.ssub.sat.i64(i64, i64)
declare i64 @llvm.smax(i64, i64)
declare i64 @llvm.smin(i64, i64)
|
