1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=arm64-eabi -verify-machineinstrs | FileCheck %s
define i24 @ldi24(ptr %p) nounwind {
; CHECK-LABEL: ldi24:
; CHECK: // %bb.0:
; CHECK-NEXT: ldrb w8, [x0, #2]
; CHECK-NEXT: ldrh w9, [x0]
; CHECK-NEXT: orr w0, w9, w8, lsl #16
; CHECK-NEXT: ret
%r = load i24, i24* %p
ret i24 %r
}
define i56 @ldi56(ptr %p) nounwind {
; CHECK-LABEL: ldi56:
; CHECK: // %bb.0:
; CHECK-NEXT: ldrb w8, [x0, #6]
; CHECK-NEXT: ldrh w9, [x0, #4]
; CHECK-NEXT: ldr w10, [x0]
; CHECK-NEXT: orr w8, w9, w8, lsl #16
; CHECK-NEXT: orr x0, x10, x8, lsl #32
; CHECK-NEXT: ret
%r = load i56, i56* %p
ret i56 %r
}
define i80 @ldi80(ptr %p) nounwind {
; CHECK-LABEL: ldi80:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr x8, [x0]
; CHECK-NEXT: ldrh w1, [x0, #8]
; CHECK-NEXT: mov x0, x8
; CHECK-NEXT: ret
%r = load i80, i80* %p
ret i80 %r
}
define i120 @ldi120(ptr %p) nounwind {
; CHECK-LABEL: ldi120:
; CHECK: // %bb.0:
; CHECK-NEXT: ldrb w8, [x0, #14]
; CHECK-NEXT: ldrh w9, [x0, #12]
; CHECK-NEXT: ldr w10, [x0, #8]
; CHECK-NEXT: ldr x0, [x0]
; CHECK-NEXT: orr w8, w9, w8, lsl #16
; CHECK-NEXT: orr x1, x10, x8, lsl #32
; CHECK-NEXT: ret
%r = load i120, i120* %p
ret i120 %r
}
define i280 @ldi280(ptr %p) nounwind {
; CHECK-LABEL: ldi280:
; CHECK: // %bb.0:
; CHECK-NEXT: ldp x8, x1, [x0]
; CHECK-NEXT: ldrb w9, [x0, #34]
; CHECK-NEXT: ldrh w10, [x0, #32]
; CHECK-NEXT: ldp x2, x3, [x0, #16]
; CHECK-NEXT: mov x0, x8
; CHECK-NEXT: orr x4, x10, x9, lsl #16
; CHECK-NEXT: ret
%r = load i280, i280* %p
ret i280 %r
}
define void @sti24(ptr %p, i24 %a) nounwind {
; CHECK-LABEL: sti24:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr w8, w1, #16
; CHECK-NEXT: strh w1, [x0]
; CHECK-NEXT: strb w8, [x0, #2]
; CHECK-NEXT: ret
store i24 %a, i24* %p
ret void
}
define void @sti56(ptr %p, i56 %a) nounwind {
; CHECK-LABEL: sti56:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr x8, x1, #48
; CHECK-NEXT: lsr x9, x1, #32
; CHECK-NEXT: str w1, [x0]
; CHECK-NEXT: strb w8, [x0, #6]
; CHECK-NEXT: strh w9, [x0, #4]
; CHECK-NEXT: ret
store i56 %a, i56* %p
ret void
}
define void @sti80(ptr %p, i80 %a) nounwind {
; CHECK-LABEL: sti80:
; CHECK: // %bb.0:
; CHECK-NEXT: str x2, [x0]
; CHECK-NEXT: strh w3, [x0, #8]
; CHECK-NEXT: ret
store i80 %a, i80* %p
ret void
}
define void @sti120(ptr %p, i120 %a) nounwind {
; CHECK-LABEL: sti120:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr x8, x3, #48
; CHECK-NEXT: lsr x9, x3, #32
; CHECK-NEXT: str x2, [x0]
; CHECK-NEXT: str w3, [x0, #8]
; CHECK-NEXT: strb w8, [x0, #14]
; CHECK-NEXT: strh w9, [x0, #12]
; CHECK-NEXT: ret
store i120 %a, i120* %p
ret void
}
define void @sti280(ptr %p, i280 %a) nounwind {
; CHECK-LABEL: sti280:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr x8, x6, #16
; CHECK-NEXT: stp x4, x5, [x0, #16]
; CHECK-NEXT: stp x2, x3, [x0]
; CHECK-NEXT: strh w6, [x0, #32]
; CHECK-NEXT: strb w8, [x0, #34]
; CHECK-NEXT: ret
store i280 %a, i280* %p
ret void
}
define void @i56_or(ptr %a) {
; CHECK-LABEL: i56_or:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, x0
; CHECK-NEXT: ldr w9, [x0]
; CHECK-NEXT: ldrh w10, [x8, #4]!
; CHECK-NEXT: ldrb w11, [x8, #2]
; CHECK-NEXT: orr w9, w9, #0x180
; CHECK-NEXT: orr w10, w10, w11, lsl #16
; CHECK-NEXT: str w9, [x0]
; CHECK-NEXT: strb w11, [x8, #2]
; CHECK-NEXT: strh w10, [x8]
; CHECK-NEXT: ret
%aa = load i56, ptr %a, align 1
%b = or i56 %aa, 384
store i56 %b, ptr %a, align 1
ret void
}
define void @i56_and_or(ptr %a) {
; CHECK-LABEL: i56_and_or:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, x0
; CHECK-NEXT: ldr w9, [x0]
; CHECK-NEXT: ldrh w10, [x8, #4]!
; CHECK-NEXT: ldrb w11, [x8, #2]
; CHECK-NEXT: orr w9, w9, #0x180
; CHECK-NEXT: and w9, w9, #0xffffff80
; CHECK-NEXT: orr w10, w10, w11, lsl #16
; CHECK-NEXT: strb w11, [x8, #2]
; CHECK-NEXT: str w9, [x0]
; CHECK-NEXT: strh w10, [x8]
; CHECK-NEXT: ret
%b = load i56, ptr %a, align 1
%c = and i56 %b, -128
%d = or i56 %c, 384
store i56 %d, ptr %a, align 1
ret void
}
define void @i56_insert_bit(ptr %a, i1 zeroext %bit) {
; CHECK-LABEL: i56_insert_bit:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, x0
; CHECK-NEXT: ldr w11, [x0]
; CHECK-NEXT: ldrh w9, [x8, #4]!
; CHECK-NEXT: ldrb w10, [x8, #2]
; CHECK-NEXT: orr w9, w9, w10, lsl #16
; CHECK-NEXT: strb w10, [x8, #2]
; CHECK-NEXT: orr x11, x11, x9, lsl #32
; CHECK-NEXT: and x11, x11, #0xffffffffffffdfff
; CHECK-NEXT: strh w9, [x8]
; CHECK-NEXT: orr w11, w11, w1, lsl #13
; CHECK-NEXT: str w11, [x0]
; CHECK-NEXT: ret
%extbit = zext i1 %bit to i56
%b = load i56, ptr %a, align 1
%extbit.shl = shl nuw nsw i56 %extbit, 13
%c = and i56 %b, -8193
%d = or i56 %c, %extbit.shl
store i56 %d, ptr %a, align 1
ret void
}
|
