1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-none-linux-gnu -mattr=-neon < %s | FileCheck %s
; RUN: llc -mtriple=aarch64-none-linux-gnu -mattr=-neon -mattr=+cssc < %s | FileCheck %s -check-prefix=CHECK-CSSC
declare i128 @llvm.ctpop.i128(i128)
define i128 @ctpop_i128(i128 %i) {
; CHECK-LABEL: ctpop_i128:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr x8, x1, #1
; CHECK-NEXT: lsr x9, x0, #1
; CHECK-NEXT: and x8, x8, #0x5555555555555555
; CHECK-NEXT: and x9, x9, #0x5555555555555555
; CHECK-NEXT: sub x8, x1, x8
; CHECK-NEXT: sub x9, x0, x9
; CHECK-NEXT: and x10, x8, #0x3333333333333333
; CHECK-NEXT: lsr x8, x8, #2
; CHECK-NEXT: and x11, x9, #0x3333333333333333
; CHECK-NEXT: lsr x9, x9, #2
; CHECK-NEXT: and x8, x8, #0x3333333333333333
; CHECK-NEXT: and x9, x9, #0x3333333333333333
; CHECK-NEXT: add x8, x10, x8
; CHECK-NEXT: add x9, x11, x9
; CHECK-NEXT: mov x10, #72340172838076673
; CHECK-NEXT: mov x1, xzr
; CHECK-NEXT: add x8, x8, x8, lsr #4
; CHECK-NEXT: add x9, x9, x9, lsr #4
; CHECK-NEXT: and x8, x8, #0xf0f0f0f0f0f0f0f
; CHECK-NEXT: and x9, x9, #0xf0f0f0f0f0f0f0f
; CHECK-NEXT: mul x8, x8, x10
; CHECK-NEXT: mul x9, x9, x10
; CHECK-NEXT: lsr x9, x9, #56
; CHECK-NEXT: add x0, x9, x8, lsr #56
; CHECK-NEXT: ret
;
; CHECK-CSSC-LABEL: ctpop_i128:
; CHECK-CSSC: // %bb.0:
; CHECK-CSSC-NEXT: cnt x8, x1
; CHECK-CSSC-NEXT: cnt x9, x0
; CHECK-CSSC-NEXT: add x0, x9, x8
; CHECK-CSSC-NEXT: mov x1, xzr
; CHECK-CSSC-NEXT: ret
%c = call i128 @llvm.ctpop.i128(i128 %i)
ret i128 %c
}
|
