1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=aarch64-- | FileCheck %s
declare { i256, i1 } @llvm.uadd.with.overflow.i256(i256, i256)
declare i256 @llvm.uadd.sat.i256(i256, i256)
declare { i256, i1 } @llvm.usub.with.overflow.i256(i256, i256)
declare i256 @llvm.usub.sat.i256(i256, i256)
declare { i256, i1 } @llvm.sadd.with.overflow.i256(i256, i256)
declare i256 @llvm.sadd.sat.i256(i256, i256)
declare { i256, i1 } @llvm.ssub.with.overflow.i256(i256, i256)
declare i256 @llvm.ssub.sat.i256(i256, i256)
define i256 @u256_add(i256 %x, i256 %y) {
; CHECK-LABEL: u256_add:
; CHECK: // %bb.0:
; CHECK-NEXT: adds x0, x0, x4
; CHECK-NEXT: adcs x1, x1, x5
; CHECK-NEXT: adcs x2, x2, x6
; CHECK-NEXT: adc x3, x3, x7
; CHECK-NEXT: ret
%1 = add i256 %x, %y
ret i256 %1
}
define { i256, i8 } @u256_checked_add(i256 %x, i256 %y) {
; CHECK-LABEL: u256_checked_add:
; CHECK: // %bb.0:
; CHECK-NEXT: adds x0, x0, x4
; CHECK-NEXT: adcs x1, x1, x5
; CHECK-NEXT: adcs x2, x2, x6
; CHECK-NEXT: adcs x3, x3, x7
; CHECK-NEXT: cset w8, hs
; CHECK-NEXT: eor w4, w8, #0x1
; CHECK-NEXT: ret
%1 = tail call { i256, i1 } @llvm.uadd.with.overflow.i256(i256 %x, i256 %y)
%2 = extractvalue { i256, i1 } %1, 0
%3 = extractvalue { i256, i1 } %1, 1
%4 = xor i1 %3, true
%5 = zext i1 %4 to i8
%6 = insertvalue { i256, i8 } undef, i256 %2, 0
%7 = insertvalue { i256, i8 } %6, i8 %5, 1
ret { i256, i8 } %7
}
define { i256, i8 } @u256_overflowing_add(i256 %x, i256 %y) {
; CHECK-LABEL: u256_overflowing_add:
; CHECK: // %bb.0:
; CHECK-NEXT: adds x0, x0, x4
; CHECK-NEXT: adcs x1, x1, x5
; CHECK-NEXT: adcs x2, x2, x6
; CHECK-NEXT: adcs x3, x3, x7
; CHECK-NEXT: cset w4, hs
; CHECK-NEXT: ret
%1 = tail call { i256, i1 } @llvm.uadd.with.overflow.i256(i256 %x, i256 %y)
%2 = extractvalue { i256, i1 } %1, 0
%3 = extractvalue { i256, i1 } %1, 1
%4 = zext i1 %3 to i8
%5 = insertvalue { i256, i8 } undef, i256 %2, 0
%6 = insertvalue { i256, i8 } %5, i8 %4, 1
ret { i256, i8 } %6
}
define i256 @u256_saturating_add(i256 %x, i256 %y) {
; CHECK-LABEL: u256_saturating_add:
; CHECK: // %bb.0:
; CHECK-NEXT: adds x8, x0, x4
; CHECK-NEXT: adcs x9, x1, x5
; CHECK-NEXT: adcs x10, x2, x6
; CHECK-NEXT: adcs x11, x3, x7
; CHECK-NEXT: csinv x0, x8, xzr, lo
; CHECK-NEXT: csinv x1, x9, xzr, lo
; CHECK-NEXT: csinv x2, x10, xzr, lo
; CHECK-NEXT: csinv x3, x11, xzr, lo
; CHECK-NEXT: ret
%1 = tail call i256 @llvm.uadd.sat.i256(i256 %x, i256 %y)
ret i256 %1
}
define i256 @u256_sub(i256 %x, i256 %y) {
; CHECK-LABEL: u256_sub:
; CHECK: // %bb.0:
; CHECK-NEXT: subs x0, x0, x4
; CHECK-NEXT: sbcs x1, x1, x5
; CHECK-NEXT: sbcs x2, x2, x6
; CHECK-NEXT: sbc x3, x3, x7
; CHECK-NEXT: ret
%1 = sub i256 %x, %y
ret i256 %1
}
define { i256, i8 } @u256_checked_sub(i256 %x, i256 %y) {
; CHECK-LABEL: u256_checked_sub:
; CHECK: // %bb.0:
; CHECK-NEXT: subs x0, x0, x4
; CHECK-NEXT: sbcs x1, x1, x5
; CHECK-NEXT: sbcs x2, x2, x6
; CHECK-NEXT: sbcs x3, x3, x7
; CHECK-NEXT: cset w8, lo
; CHECK-NEXT: eor w4, w8, #0x1
; CHECK-NEXT: ret
%1 = tail call { i256, i1 } @llvm.usub.with.overflow.i256(i256 %x, i256 %y)
%2 = extractvalue { i256, i1 } %1, 0
%3 = extractvalue { i256, i1 } %1, 1
%4 = xor i1 %3, true
%5 = zext i1 %4 to i8
%6 = insertvalue { i256, i8 } undef, i256 %2, 0
%7 = insertvalue { i256, i8 } %6, i8 %5, 1
ret { i256, i8 } %7
}
define { i256, i8 } @u256_overflowing_sub(i256 %x, i256 %y) {
; CHECK-LABEL: u256_overflowing_sub:
; CHECK: // %bb.0:
; CHECK-NEXT: subs x0, x0, x4
; CHECK-NEXT: sbcs x1, x1, x5
; CHECK-NEXT: sbcs x2, x2, x6
; CHECK-NEXT: sbcs x3, x3, x7
; CHECK-NEXT: cset w4, lo
; CHECK-NEXT: ret
%1 = tail call { i256, i1 } @llvm.usub.with.overflow.i256(i256 %x, i256 %y)
%2 = extractvalue { i256, i1 } %1, 0
%3 = extractvalue { i256, i1 } %1, 1
%4 = zext i1 %3 to i8
%5 = insertvalue { i256, i8 } undef, i256 %2, 0
%6 = insertvalue { i256, i8 } %5, i8 %4, 1
ret { i256, i8 } %6
}
define i256 @u256_saturating_sub(i256 %x, i256 %y) {
; CHECK-LABEL: u256_saturating_sub:
; CHECK: // %bb.0:
; CHECK-NEXT: subs x8, x0, x4
; CHECK-NEXT: sbcs x9, x1, x5
; CHECK-NEXT: sbcs x10, x2, x6
; CHECK-NEXT: sbcs x11, x3, x7
; CHECK-NEXT: csel x0, xzr, x8, lo
; CHECK-NEXT: csel x1, xzr, x9, lo
; CHECK-NEXT: csel x2, xzr, x10, lo
; CHECK-NEXT: csel x3, xzr, x11, lo
; CHECK-NEXT: ret
%1 = tail call i256 @llvm.usub.sat.i256(i256 %x, i256 %y)
ret i256 %1
}
define i256 @i256_add(i256 %x, i256 %y) {
; CHECK-LABEL: i256_add:
; CHECK: // %bb.0:
; CHECK-NEXT: adds x0, x0, x4
; CHECK-NEXT: adcs x1, x1, x5
; CHECK-NEXT: adcs x2, x2, x6
; CHECK-NEXT: adc x3, x3, x7
; CHECK-NEXT: ret
%1 = add i256 %x, %y
ret i256 %1
}
define { i256, i8 } @i256_checked_add(i256 %x, i256 %y) {
; CHECK-LABEL: i256_checked_add:
; CHECK: // %bb.0:
; CHECK-NEXT: adds x0, x0, x4
; CHECK-NEXT: adcs x1, x1, x5
; CHECK-NEXT: adcs x2, x2, x6
; CHECK-NEXT: adcs x3, x3, x7
; CHECK-NEXT: cset w8, vs
; CHECK-NEXT: eor w4, w8, #0x1
; CHECK-NEXT: ret
%1 = tail call { i256, i1 } @llvm.sadd.with.overflow.i256(i256 %x, i256 %y)
%2 = extractvalue { i256, i1 } %1, 0
%3 = extractvalue { i256, i1 } %1, 1
%4 = xor i1 %3, true
%5 = zext i1 %4 to i8
%6 = insertvalue { i256, i8 } undef, i256 %2, 0
%7 = insertvalue { i256, i8 } %6, i8 %5, 1
ret { i256, i8 } %7
}
define { i256, i8 } @i256_overflowing_add(i256 %x, i256 %y) {
; CHECK-LABEL: i256_overflowing_add:
; CHECK: // %bb.0:
; CHECK-NEXT: adds x0, x0, x4
; CHECK-NEXT: adcs x1, x1, x5
; CHECK-NEXT: adcs x2, x2, x6
; CHECK-NEXT: adcs x3, x3, x7
; CHECK-NEXT: cset w4, vs
; CHECK-NEXT: ret
%1 = tail call { i256, i1 } @llvm.sadd.with.overflow.i256(i256 %x, i256 %y)
%2 = extractvalue { i256, i1 } %1, 0
%3 = extractvalue { i256, i1 } %1, 1
%4 = zext i1 %3 to i8
%5 = insertvalue { i256, i8 } undef, i256 %2, 0
%6 = insertvalue { i256, i8 } %5, i8 %4, 1
ret { i256, i8 } %6
}
define i256 @i256_saturating_add(i256 %x, i256 %y) {
; CHECK-LABEL: i256_saturating_add:
; CHECK: // %bb.0:
; CHECK-NEXT: adds x8, x0, x4
; CHECK-NEXT: adcs x9, x1, x5
; CHECK-NEXT: adcs x10, x2, x6
; CHECK-NEXT: adcs x11, x3, x7
; CHECK-NEXT: asr x12, x11, #63
; CHECK-NEXT: csel x0, x12, x8, vs
; CHECK-NEXT: eor x8, x12, #0x8000000000000000
; CHECK-NEXT: csel x1, x12, x9, vs
; CHECK-NEXT: csel x2, x12, x10, vs
; CHECK-NEXT: csel x3, x8, x11, vs
; CHECK-NEXT: ret
%1 = tail call i256 @llvm.sadd.sat.i256(i256 %x, i256 %y)
ret i256 %1
}
define i256 @i256_sub(i256 %x, i256 %y) {
; CHECK-LABEL: i256_sub:
; CHECK: // %bb.0:
; CHECK-NEXT: subs x0, x0, x4
; CHECK-NEXT: sbcs x1, x1, x5
; CHECK-NEXT: sbcs x2, x2, x6
; CHECK-NEXT: sbc x3, x3, x7
; CHECK-NEXT: ret
%1 = sub i256 %x, %y
ret i256 %1
}
define { i256, i8 } @i256_checked_sub(i256 %x, i256 %y) {
; CHECK-LABEL: i256_checked_sub:
; CHECK: // %bb.0:
; CHECK-NEXT: subs x0, x0, x4
; CHECK-NEXT: sbcs x1, x1, x5
; CHECK-NEXT: sbcs x2, x2, x6
; CHECK-NEXT: sbcs x3, x3, x7
; CHECK-NEXT: cset w8, vs
; CHECK-NEXT: eor w4, w8, #0x1
; CHECK-NEXT: ret
%1 = tail call { i256, i1 } @llvm.ssub.with.overflow.i256(i256 %x, i256 %y)
%2 = extractvalue { i256, i1 } %1, 0
%3 = extractvalue { i256, i1 } %1, 1
%4 = xor i1 %3, true
%5 = zext i1 %4 to i8
%6 = insertvalue { i256, i8 } undef, i256 %2, 0
%7 = insertvalue { i256, i8 } %6, i8 %5, 1
ret { i256, i8 } %7
}
define { i256, i8 } @i256_overflowing_sub(i256 %x, i256 %y) {
; CHECK-LABEL: i256_overflowing_sub:
; CHECK: // %bb.0:
; CHECK-NEXT: subs x0, x0, x4
; CHECK-NEXT: sbcs x1, x1, x5
; CHECK-NEXT: sbcs x2, x2, x6
; CHECK-NEXT: sbcs x3, x3, x7
; CHECK-NEXT: cset w4, vs
; CHECK-NEXT: ret
%1 = tail call { i256, i1 } @llvm.ssub.with.overflow.i256(i256 %x, i256 %y)
%2 = extractvalue { i256, i1 } %1, 0
%3 = extractvalue { i256, i1 } %1, 1
%4 = zext i1 %3 to i8
%5 = insertvalue { i256, i8 } undef, i256 %2, 0
%6 = insertvalue { i256, i8 } %5, i8 %4, 1
ret { i256, i8 } %6
}
define i256 @i256_saturating_sub(i256 %x, i256 %y) {
; CHECK-LABEL: i256_saturating_sub:
; CHECK: // %bb.0:
; CHECK-NEXT: subs x8, x0, x4
; CHECK-NEXT: sbcs x9, x1, x5
; CHECK-NEXT: sbcs x10, x2, x6
; CHECK-NEXT: sbcs x11, x3, x7
; CHECK-NEXT: asr x12, x11, #63
; CHECK-NEXT: csel x0, x12, x8, vs
; CHECK-NEXT: eor x8, x12, #0x8000000000000000
; CHECK-NEXT: csel x1, x12, x9, vs
; CHECK-NEXT: csel x2, x12, x10, vs
; CHECK-NEXT: csel x3, x8, x11, vs
; CHECK-NEXT: ret
%1 = tail call i256 @llvm.ssub.sat.i256(i256 %x, i256 %y)
ret i256 %1
}
|
